Download Manuals, Datasheets, Software and more:



Serial Data Link Analysis (SDLA)

Acceleration of signaling frequencies and shrinking amplitude create challenges for testing Computer, Communications and Memory busses. Tektronix' advanced Serial Data Link Analysis solutions enable a seamless transition between characterization, compliance, and debug tasks required to bring your product to market.

  • SDLA Visualizer for MSO/DPO70000 Series Real Time Oscilloscopes: the SDLA Visualizer enables complete measurement circuit de-embed, simulation circuit embed and receiver equalization. The SDLA Visualizer with DPOJET Jitter and Eye Analysis provide a comprehensive simulation and measurement environment for Computer, Communications and Memory buses.
Correlation of Measurement and Simulation Results using IBIS-AMI Models on Measurement Instruments (DesignCon 2014)
Increasing serial bus data rates have resulted in requirements for de-embedding measurement circuits, embedding compliance channels, and applying reference equalizers to open closed data eyes for …
Validation & Analysis of Complex Serial Bus Link Models (DesignCon 2013)
This paper highlights an application framework for performing serial data link modeling and analysis using live waveforms on a real-time oscilloscope. It then introduces a method for re-sampling S …
PCI Express Gen5 Automated Multi-Lane Testing
Comprehensive characterization of high-speed links such as PCI Express® require performing measurements of the Transmitter (Tx) and Receiver (Rx) across multiple differential lanes for the link under …
DesignCon 2015 Paper – Hybrid Modeled Measured Characterization of a 320 Gbit/s Backplane System
This paper explores a case study of a multilane Ethernet backplane 320 Gbit/s system that is difficult to fully measure and deembed, implements a hybrid method of modeling, deembedding, and …
Equalization and Serial Data Link Analysis Methods (SDLA) with 80SJNB Advanced Application Note
This application note describes test and measurement methodology used by serial data standards running on lossy/dispersive channels which close the eye diagram at the receiver, and where equalization …
Serial Data Link Analysis
SDLA Visualizer software provides extensive capability for computing embed and de-embed filters for real-time measurement and simulation. This application note focuses on the embed and de-embed …
TDR Analysis for S Parameter Creation
This webinar reviews TDR basics and the ability to create S-parameters using TDR/TDT measurements to validate high speed channels for debug or de-embedding in a Serial Data Link Analysis application.
How to Address Your Toughest Serial Bus Design Challenges with EDA and Measurement Correlation
This Tektronix webinar will teach engineers how to use modeling tools to correlate simulations with high-speed physical layer measurements on Serial Bus Standards using the DPO/MSO70000 Series …
Using SDLA Visualizer
Learn how to open closed eyes using equalization techniques and how to de-embed reflections and loss caused by the measurement setup using SDLA Visualizer for Tektronix Real-Time Oscilloscopes.
PCI Express Gen 4 and Gen 5 Transmitter and Receiver Validation
PCI Express I/O bandwidth has doubled every 3 years on average thereby leading to an increased demand for this full duplex high speed bus architecture. As the industry begins deploying the 5.0 …
Advanced Jitter and Noise Analysis
 As serial data speeds increase, the need to perform accurate timing and jitter measurements is key to staying current in your design role. Check out this new webinar that covers advances in the …
DDR5 Memory Characterization
While they promise to provide datacenters with large amounts of data at faster speeds and lower power consumption, DDR5 memory devices have unique test challenges.  Learn about characterization and …