Contact us
Live Chat with Tek representatives. Available 6:00 AM - 4:30 PM
Call
Call us at
Available 6:00 AM – 5:00 PM (PST) Business Days
Download
Download Manuals, Datasheets, Software and more:
Feedback
Have feedback? We'd love to hear your thoughts.
Whether positive or negative, your feedback helps us continually improve the Tek.com experience. Let us know if you're having trouble or if we're doing an outstanding job.
- serial communications
Serial Communications
- Electrical Design Validation and Compliance Fact Sheet
- Digital Validation and Debug Fact Sheet
- Signal Path Characterization Fact Sheet
Title |
---|
RC4 Wireless Lights It Up with Tektronix MSO2000 Series
James Smith at RC4 develops custom wireless dimming and control products, for high-profile clients like Cirque du Soleil and Disney. Find out how James used the MSO2024 to shave hours off …
|
On the Bleeding Edge: Tektronix Logic Analyzers Enable Tundra Semiconductor to Develop First RapidIO Switches and Get to Market Faster
Challenge: Design, verify and debug the industry’s first silicon switches supporting parallel and serial RapidIO® Solution: Tektronix TLA7000 Series logic analyzer with TMS805 RapidIO application …
|
Reducing EMI in USB 2.0
How PulseCore Semiconductor turns to Tektronix USB Test Solution to Develop a new IC that enables USB applications to reduce the peak-power USB 2.0 radiated EMI, maintain an unchanged signal …
|
SDH Telecommunications Standard Primer
|
SONET Telecommunications Standard Primer
Introduction To SONET
SONET (Synchronous Optical NETwork) is a standard for optical telecommunications transport. It was formulated by the Exchange Carriers Standards Association (ECSA …
|
Fluke/Tektronix Solutions Brochure
Fluke and Tektronix solutions for electronic design, manufacturing and service professionalsProfessionals designing the next award-winning electronic products or manufacturing 100% defect-free …
|
Compliance and Validation of SuperSpeed USB/PCIe Gen 3
Gain an updated understanding of open standards compliance test approaches and upcoming test specification releases in this informative session. See how Tektronix supports required Transmitter …
|
PCI Express Power State Management Validation and Debug
Using the Tektronix Logic Protocol Analyzer
These solutions deliver the performance to capture, display, and analyze the most complex serial signals.
|
Overcoming PCI-Express Physical Layer Challenges
This paper will present how the Tektronix Logic Protocol Analyzer is used to overcome these challenges using powerful triggering and multiple data views.
|
Correlation of 10GBASE-T Linearity Measurements on the Oscilloscope and Spectrum Analyzer
Read about the purity results of the DAC (used at the output) in a recent measurement conducted on transmitter linearity via Spurious Free Dynamic Range
|
Needed: New Margin Testing Solution for PCI Express
Introduction
The trend toward ever faster data rates is matched with a corresponding trend: an ever-increasing amount of time is needed to validate new technologies. As a result, development …
|
How the Doubling of Interconnect Bandwidth with PCI Express® 6.0 Impacts IP Electrical Validation
Introduction
As a result of the innovations taking place in CPUs, GPUs, accelerators, and switches, the interface in hyperscale datacenters now requires faster data transfers both between compute …
|
PCI Express Gen5 Automated Multi-Lane Testing
Introduction
Comprehensive characterization of high-speed links such as PCI Express® require performing measurements of the Transmitter (Tx) and Receiver (Rx) across multiple …
|
SDH Telecommunications Standard Primer
SDH (Synchronous Digital Hierarchy) is a standard for telecommunications transport formulated by the International Telecommunication Union (ITU), previously called the International Telegraph and …
|
Serial Communications Testing Solutions
Support for Testing of Transmitter, Receiver, and InterconnectSerial data buses provide the networking, interconnect, and communication capability necessary to connect computers and embedded devices …
|
Receiver Test Solution Application Fact Sheet
Receiver testing poses one of the biggest challenges for designers who need to exercise and characterize emerging devices. This fact sheet presents the Tektronix Receiver Testing solution.
|
Hunting PCIE Flow Control Bugs
This white paper describes in detail the use of the Bird's Eye View (BEV), a completely new visualization, to investigate flow control. Not only does the BEV provide a full-acquisition view of the …
|
SDH Telecommunications Standard Primer
SDH Frame Structure
The STM-1 frame is the basic transmission format for SDH. The frame lasts for 125 microseconds, therefore, there are 8000 frames per second.
The STM-1 …
|
USB4 Flyer
Get an overview of our USB4 Transmitter Solution and learn how it can streamline the USB4 compliance testing journey. We designed our solution with custom test environments in mind so that designers …
|
Overcoming a wide array of UWB test challenges: Part 2
|
Overcoming a wide array of UWB test challenges: Part 1
|
Complex UWB Signal Generation using Advanced Waveform Editing Tools
New RF transmission systems, like UBW-WiMedia, are proliferating. This is causing engineers to look for better ways to simulate intricate RF signal behaviors and interactions. At the same time, a push …
|
Smiths Detection Relies on Tektronix to Take the Trouble out of Troubleshooting
A team of engineers at Smith Detection needed to quickly, efficiently and accurately identify and resolve problems during the development of complex handheld devices. Learn how Smith Detection …
|
Using Tektronix AWG7000 Series in Synchronous Applications
Synchronous test systems are becoming more important in many applications and being able reduce any uncertainty of when a trigger is sent, to when the signals are outputted is challenging for any …
|
100BASE-TX Method of Implementation (MOI)
Tektronix Test Methods of ImplementationThis Tektronix guide to measurements document is provided "AS IS" and without any warranty of any kind, including, without limitation, any express or implied …
|
PCI Express 3.0 De-embedding Method of Implementation Version 1.0
This document will provide a step-by-step procedure for extracting the Sparameters from the test channel of the PCI Express Gen 3 so it can be used for the purpose of removing the effects from the …
|
PCI Express 3.0 Receiver Test MOI for CEM Spec
This document covers the Method of Implementation (MOI) for PCI Express 3.0 CEM receiver testing, using BERTScope instruments. The document includes a step-by-step description of required hardware …
|
10BASE-T Method Of Implementation (MOI)
Tektronix Test Methods of ImplementationThis Tektronix guide to measurements document is provided "AS IS" and without any warranty of any kind, including, without limitation, any express or implied …
|
RapidIO Architecture: Building the Next-Generation Networking Infrastructure
RapidIO®, a high-performance, packet-switched bus technology, delivers the bandwidth, software independence, fault tolerance and low latency needed for the design of next-generation networking …
|
1000BASE-T Method of Implementation
Tektronix Test Methods of ImplementationThis Tektronix guide to measurements document is provided "AS IS" and without any warranty of any kind, including, without limitation, any express or implied …
|
Methods of Implementation (MOI) for Verification+ Debug and Characterization
This document covers the Method of Implementation (MOI) for DPOJet measurements provided in the DPO70000 Option PCE, Option PCE3, and Option PCE4 solutions packages.
|
MIPI D-PHY Test Method of Implementation (MOI)
Overview:This selection of tests verifies various Electrical Characteristic requirements of D-PHY* products defined Section 8 of the D-PHY* Specification, version 0.9. Group 1 (8.1.x) verifies the …
|
Eye Measurements on Optical RZ Signals
This technical brief describes several automatic eye measurements for RZ signals contained in Tektronix' DSA8200 sampling oscilloscope. Examples of real signals are presented, as well as guidelines …
|
Solving the Complexity of DigRF Testing
No matter what stage of the development you are involved in, when it comes to RF test equipment, flexibility is the key. Test equipment needs to be flexible enough to go beyond just verifying that the …
|
Podcast: Digital RF Trends+ Challenges and Solutions
Welcome to the Tektronix Digital RF News Podcast. Digital RF - the merger of digital computing with traditional radio technology -- is making fast wireless access available in more places, to more …
|
MIPI® M-PHY Methods of Implementation
This document contains he MIPI® M-PHY* Measurements & Setup Library Methods of Implementation (MOI) for Verification, Debug, Characterization, Conformance and Interoperability Test
|
MIPI Debug and Conformance Testing Challenges and Solutions
|
PCIe Gen 5 Tx Tech Brief
Background
With the expected dramatic rise in the number of internetconnected devices and associated high bandwidth requirements of 5G and Internet of Things (IoT), data center …
|
Creating Calibrated UWB WiMedia Signals
To maintain the integrity of signals over the whole band, pre-distorting the waveform becomes necessary, therefore the need to calibrate the whole system. This application note details the steps …
|
Measurement Solutions for Disk Drive Design
Introduction
Through decades of changes and advancements in HDD technology, the designer’s objective has remained essentially the same: to constantly increase capacity and speed …
|
Embedded Design Techniques for Developing Cost-Effective Communications
As embedded systems designs become more intelligent and connected, the communication links of these devices turn out to be increasingly important. At the same time, end user constraints around …
|
Finding and Examining Pattern-dependent Failures with FrameScan™ Acquisition Technology
As bit rates increase to 10 Gbps and beyond, pattern-dependent failures become much more common in the generation, transmission, and reception of signals in various data and communication products …
|
Analyzing 8b/10b Encoded Signals with a Real-time Oscilloscope
Modern standards are moving away from parallel data links to serial data links. Although a serial link needs a much higher data rate compared to a parallel link to achieve the same …
|
How Do You Get the Most Out of Your Tektronix Performance Oscilloscope
Understand the important signal acquisition and usability features of your oscilloscope to achieve quicker results. This application will show you several features of the DPO7000 and DPO/DSA70000B …
|
Automatic Measurement Algorithms and Methods for High-Performance Communications Applications
This application note contains detailed information on CSA/TDS8000 Series algorithms and describes their use to generate and perform automatic measurements, emphasizing the analysis of multivalued …
|
Physical Layer Compliance Testing for 10GBASE-T
10GBASE-T Ethernet introduces new challenges for design and test. Find out about tools that deliver proper and optimal electronic testing for the validation of your 10GBASE-T designs in this …
|
TCP/IPv4 and Ethernet 10BASE-T/100BASE-TX Debugging with the MSO/DPO4000B Series Oscilloscopes
This application note covers the overall view of the Internet Protocol Suite and the operation of each layer and concludes with working with Ethernet 10BASE-T and 100BASE-TX signals with the …
|
Quick Signal Integrity Troubleshooting with Integrated Logic Analyzers & Oscilloscopes
Fast product development requires fast and efficient troubleshooting of signal integrity problems. Signal integrity is a growing priority as digital system designers pursue ever-higher clock and data …
|
Cross-bus Analysis Reveals Interactions and Speeds Troubleshooting
Cross-bus analysis has become an indispensable troubleshooting methodology. This application note discusses how the powerful new logic analysis solution from Tektronix can speed your cross-bus …
|
Overcoming High Speed Serial DataRX Testing Challenges Using an AWG and Direct Synthesis Application Note
With digital data prevalent in all forms of consumer products today, High Speed Serial Data testing is one of the biggest challenges for the design and testing of these popular devices. Manufacturers …
|
Logic Analyzer Triggering Techniques to Capture Elusive Problems
For digital designers who need to verify and debug their product designs, logic analyzers provide breakthrough triggering features that capture real-time digital system operation. This application …
|
Simplifying Validation and Debug of USB 3.1 Designs
This application note will explain the evolution of the Universal Serial Bus (USB) standard and testing approaches that have been developed to accommodate the increasing speed and complexity of this …
|
Simplify CAN and LIN In-Vehicle Network Testing Application Note
This application note explains the basics of CAN and LIN protocols. It explains Tektronix' TDSVNM CAN and LIN Timing and Protocol Decode Software capabilities in addressing your unmet needs in …
|
Highly Reliable Testing of 10-Gb/s Systems (STM-64/OC-192)
Meeting the Growing Need for Bandwidth
The communications industry’s insatiable need for bandwidth, driven primarily by the exploding growth in the Internet, has led to the industry’s …
|
TekExpress Software and MIPI® Physical Layer and Protocol Layer Testing
Introduction
Currently many technologies are used in designing mobile or portable devices. These current interfaces are not well defined and are proprietary for each component or subsystem …
|
Validating MIPI C-PHY Bus Activity
Read our application note on MIPI C-PHY decoding. After a brief overview of the physical layer and packet structures of C-PHY, you'll learn how to set up decoding, interpret serial bus data, and …
|
New Method of PCIe Testing Offers Quick Insights
In this application note you will find six ways in which the new TMT4 Margin Tester addressed PCI Express Gen 3 and Gen 4 device test needs with its ability to offer faster, easier, and more cost …
|
Title |
---|
PCIe Gen6 PAM4 Signaling
Prepare for the next PCI Express inflection point by viewing this discussion of validation requirements for PCI Express Gen6. We review newly introduced transmitter measurements including SNDR and …
|
PCIe Gen5 Rx Calibration
Listen as Joey Chiu, Tektronix PCI Express Applications Engineer, discusses PCI Express Gen5 Receiver (Rx) calibration. He covers how to prepare for it, what to expect, troubleshooting, and how to …
|
PCI Express Gen 4 and Gen 5 Transmitter and Receiver Validation
PCI Express I/O bandwidth has doubled every 3 years on average thereby leading to an increased demand for this full duplex high speed bus architecture. As the industry begins deploying the 5.0 …
|
PCI Express Gen 5 Update Webinar
Cloud-based computing power, storage capacity, and network bandwidth have led to the development of the PCI Express 5.0 specification for 32.0 GT/s. This webinar starts with an overview of 5.0 …
|
MIPI C-PHY D-PHY Webinar
MIPI alliance standards have been driving the adoption of newer features and higher data rates for emerging mobile applications. Oscilloscope-based protocol layer validation enables isolating …
|
DDR5 Memory Characterization
While they promise to provide datacenters with large amounts of data at faster speeds and lower power consumption, DDR5 memory devices have unique test challenges. Learn about characterization and …
|
Troubleshooting in the Fast Lane
Watch our review of the physical layer specification as well as compliance test and troubleshooting of the new IEEE 802.3ck Ethernet standard, with particular focus on the AUI interfaces test. The …
|
PCIe Gen6 SerDes Webinar
Watch our webinar on the latest Rev 1.0 requirements for validation of a 6.0 capable SerDes design including SNDR and RLM measurements of transmitters and stressed eye calibration for receiver jitter …
|
Ultra-Wideband Technology and Test Solutions Including WiMedia Webinar
WiMedia UWB is a rapidly growing technology that promises to revolutionize low power, short range wireless applications. It has quickly emerged as a leading technology for applications such as …
|
Jitter Fundamentals
View this recorded webinar to get a solid overview of jitter components as well as jitter characterization and visualization. Learn how to control Jitter during system design and improve timing …
|
High Speed Serial Data Receiver Testing Webinar
This webinar discusses the challenges in generating signals with increasing speeds for the latest serial standards and for thoroughly testing any receiver with "real world" or "worst case" conditions …
|
PCI Express Gen 5 Reference Clock Webinar
This webinar presents an overview of reference clock jitter requirements as they have evolved and offers techniques for making these low femtosecond measurements using a real time oscilloscope.
|