與我們聯絡

與 Tek 業務代表即時對談。 上班時間:上午 6:00 - 下午 4:30 (太平洋時間)

致電

請致電

與 Tek 業務代表即時對談。 上班時間:上午 8:30 - 下午 5:30 (太平洋時間)

下載

下載手冊、產品規格表、軟體等等:

下載類型
機型或關鍵字

意見回饋

How do I transfer from the logic analyzer to a VHDL or Verilog simulator?

問題:

How do I transfer from the logic analyzer to a VHDL or Verilog simulator?

答案:

Tektronix has added support for SynaptiCAD's products to its line of logic analyzers and pattern generators. The new Tektronix TLA600 and TLA700 Series logic analyzers can capture waveform data in a form that can be read by WaveFormer, VeriLogger, and TestBencher. This waveform data can then be converted into stimulus vectors for VHDL, Verilog, SPICE, ABEL and Pattern Generators (including the new Tektronix TLA7PG2). This functionality provides engineers with the ability to leverage the work done during the design phase of the product, simplifying the development of a test environment that provides the product, simplifying the development of a test environment that provides good test coverage and excellent debug capability. SynaptiCAD's tools can also convert VHDL and Verilog test benches into pattern generator stimulus. For more information on SynaptiCAD's tools, visit their Web site at www.syncad.com

此常見問答集適用於:

產品系列: TLA7000 TLA7000 TLA7000

產品:

常見問答集 ID 60741

檢視所有常見問答集 »