Kontaktaufnahme
Live-Chat mit Tektronix-Vertretern. Verfügbar von 9 bis 17 Uhr CET Geschäftstage.
Kontaktieren Sie uns telefonisch unter
Verfügbar von 9 bis 17 Uhr CET Geschäftstage.
Download
Laden Sie Handbücher, Datenblätter, Software und vieles mehr herunter:
Feedback
Tektronix PCI Express
PCI Express Receiver Test Suite Datasheet

Weitere Informationen
Online lesen:
Improve accuracy and precision of PCI Express Gen5 Receiver Stressed Eye Calibration, Receiver and Transmitter Link Equalization testing, and Receiver Jitter Tolerance with Tektronix automation software. Remove the complexity of receiver testing with a step-by-step user interface designed by industry leaders engaged in the standards bodies to drive the latest specifications to maturity. Industry engagement ensures our software will evolve in-step with the technology. Achieving the correct balance of simplicity and user control has been at the forefront of the design team to ensure your device can complete link training with the correct calibrated stress and be efficiently tested with optimized PHY settings.
Perform PLL Bandwidth tests for Gen 3/4/5 supporting tests with compliance (P0 to P10) and jitter measurement (toggle) patterns. Incorporates software CTLE with higher accuracy for high loss channel cases.
Applications
- PCI Express Gen5 (32 GT/s) & Gen4 (16 GT/s)
- Gen5 Base Specification (silicon validation) & Gen5 and Gen5 CEM Specification (system verification & compliance)
- Root Complex & Non-Root Complex silicon
- Systems (motherboards & servers), Add-in Cards, Switches & Bridges, Extension Devices (retimers & redrivers)
Features and benefits
PCI Express Gen5 (32 GT/s)
- Receiver automation software for Tektronix DPO70000SX Series Real Time Scopes & Anritsu MP1900A BERT
- Wizard based user interface for each step of calibration and test
- Pop-up user tips to simplify decision making
- Stressed Eye Calibration (32 GT/s) &
- Base & CEM
- TP3 – AC/DC Balance, Amplitude, Tx Equalization, Sinusoidal Jitter tones, & Random Jitter
- TP2 – DMI, CMI, Preset & CTLE Selection, Stressed Eye, Automated loopback through Configuration & Recovery
- Insertions Loss computation powered by Seasim Statistical Simulation Tool
- Rx Link Equalization (32 GT/s)
- Tx Link Equalization (32 GT/s)
- Jitter Tolerance (32 GT/s)
- Latest industry tool support (SigTest & Seasim)
- Calibration and test reports
PCI Express Gen4 (16 GT/s)
- Receiver automation software for Tektronix DPO70000SX Series Real Time Scopes & Anritsu MP1900A BERT
- Wizard based user interface for each step of calibration and test
- Pop-up user tips to simplify decision making
- Stressed Eye Calibration (32 GT/s)
- CEM and Base
- TP1 – AC/DC Balance, Amplitude, Tx Equalization, Sinusoidal Jitter tones, & Random Jitter
- TP2 – DMI, CMI, Preset & CTLE Selection, Stressed Eye, Automated loopback through Configuration & Recovery
- Insertions Loss computation powered by Seasim Statistical Simulation Tool
- Rx Link Equalization (16 GT/s)
- Tx Link Equalization (16 GT/s)
- Jitter Tolerance (16 GT/s)
- Latest industry tool support (SigTest & Seasim)
- Calibration and test reports
PCI Express PLL Bandwidth and Peaking
- PCI Express PLL Bandwidth and Peaking automation software for Tektronix DPO70000SX Series Real-Time Oscilloscopes and Anritsu MP1900A BERT
- Support for Gen 3/4/5 Tx PLL testing
- Support for Anritsu SI PPG (NRZ) and PAM4 PPG
- Shared software framework with Rx LEQ and Tx LEQ
- Supports testing with compliance (P0 to P10) and jitter measurement (toggle) patterns
- Software CTLE improves accuracy for high loss channel cases
Stressed Eye Calibration
Calibration of the stressed eye signal, generated by the BERT’s PPG, is important to ensure the receiver is tested in alignment with the PCI-SIG specifications with the proper amount of impairments. New challenges at 32 GT/s demand the fully automated approach taken by the Tektronix PCI Express Receiver Test Suite to avoid alternative tedious and error-prone approaches. Let the domain expertise and experience of the Tektronix engineers guide you through the steps of calibration starting with accurate TP3 measurements and ending with an end of channel eye diagram easily obtained within the tolerances required. Engineers will spend less time calibrating and more time collecting meaningful data on receiver performance and margin.
TP3 calibration
PCI Express Gen5 (32 GT/s)
The TP3 (cable from BERT PPG to scope) is mandatory for all devices to ensure tolerances are met at the defined reference plane. Tek Tektronix PCI Express Receiver Test Suite wizard will guide the user through all the necessary steps to pre-channel signal is true to the specification requirements to ensure future calibration steps complete with ease.
- AC-DC Balance – Small amounts of Tx EQ de-emphasis are enabled to balance low and high-frequency sections of the pattern at a common reference plane.
- Amplitude – The differential voltage swing is required to be within 720 – 800 mV.
- Tx Equalization Presets – Calibration of pre-shoot and de-emphasis is required to ensure true preset levels are used for testing receivers.
- IL Measurement – Channel insertion loss is calculated using Seasim between TP3 and TP1 (loss before the TP3 reference is computed here for later removal).
- RJ – Random Jitter (RJ) is calibrated to be 0.5 ps (RMS value) nominally.
- SJ – Sinusoidal Jitter (SJ) is calibrated over the required range of 1-5 ps (p-p) including the nominal SJ specification of 0.1 UI (or 3.125 ps) at 100 MHz frequency.
- [email protected] MHz – This calibration is required for JTOL measurements with some calibrations
- Multi-tone SJ – For JTOL measurements where up to maximum 14 frequencies are used, calibration for frequencies other than 100 MHz is required to be performed.

Automatic characterization and precise calibration of presets, RJ, and SJ along with the important parameters used for calibration like pattern type, scope, BERT settings, regression line slopes, and intercept for reference.
TP1 calibration
PCI Express Gen4 (16 GT/s)
The TP1 (cable from BERT PPG to scope) is mandatory for all devices to ensure tolerances are met at the defined reference plane. Tek Tektronix PCI Express Receiver Test Suite wizard will guide the user through all the necessary steps to pre-channel signal is true to the specification requirements to ensure future calibration steps complete with ease.
- AC-DC Balance – Small amounts of Tx EQ de-emphasis are enabled to balance low and high-frequency sections of the pattern at a common reference plane.
- Amplitude – The differential voltage swing is required to be within 720 – 800 mV.
- Tx Equalization Presets – Calibration of pre-shoot and de-emphasis is required to ensure true preset levels are used for testing receivers.
- IL Measurement – Channel insertion loss is calculated using Seasim between TP3 and TP1 (loss before the TP3 reference is computed here for later removal).
- RJ – Random Jitter (RJ) is calibrated to be 1 ps (RMS value) nominally.
- SJ – Sinusoidal Jitter (SJ) is calibrated over the required range of 5-10 ps (p-p) including the nominal SJ specification of 0.1 UI (or 6.25 ps) at 100 MHz frequency.
- [email protected] MHz – This calibration is required for JTOL measurements with some calibrations.
- Multi-tone SJ – For JTOL measurements where up to maximum of 14 frequencies are used, calibration for frequencies other than 100 MHz is required to be performed.

Automatic characterization and precise calibration of presets, RJ, and SJ along with the important parameters used for calibration like pattern type, scope, BERT settings, regression line slopes, and intercept for reference.
TP2 calibration
PCI Express Gen5 (32 GT/s) & Gen4 (16GT/s)
The TP2 (end of the channel) calibration is a complex process requiring a deep understanding of the BERT, Real Time Oscilloscope, post-processing tools, and the PCIe specifications. The Tektronix PCI Express Receiver Test Suite will remove the complexity and ensure the desired results are achieved through user-friendly automation. Time to TP2 completion is critical, so efficient techniques have been Implemented to ensure an accurate stressed eye is achieved within a reasonable time scale. From calibration of DMI (differential mode interference modeling cross-talk) to the fine granularity adjustments to SJ and DMI necessary to find the stressed eye solutions space, our automation software will guide you through this otherwise daunting task.
- DMI– The differential mode interference is required to be calibrated within 5-30 mV (p-p) [Gen5] / 10-25 mV (p-p) [Gen4] by capturing the 2.1 GHz sinusoidal output for a duration of 40 ns.
- CMI – The common-mode interference is required to be calibrated for a nominal voltage of 150 mV (p-p) by capturing the 120 MHz sinusoidal output for a duration of 62.5 us.
- Channel insertion loss for DMI/CMI & eye diagram measurements computed with Seasim (TP1 to TP2/TP2P for 16GT/s & TP3 to TP2/TP2P for 32GT/s).
- Channel Selection based on optimal Tx EQ Preset and Rx CTLE – Base Specification compliant for Eye Area criteria and tie breaker rules.
- Stressed-Eye calibration – Fine-tuning of the eye using amplitude, SJ, & DMI is utilized to place the stressed eye within allowed tolerances.
AIC TP2 calibration results Stressed eye calibration result Automated TP2 calibration plots and stressed eye calibration details along with other important parameters like pattern type, scope and BERT settings, and regression line slopes and intercept for reference.
- Eye height 15 +/- 1.5 mV [Gen5 & Gen4] and
- Eye width 9.375 +/- 0.5ps [Gen5]
- Eye width 18.75 +/- 0.55ps [Gen4]
Link training
Prior to receiver testing, the device-under-test (DUT) must be placed into loopback, where the data digitized at the Rx latch is re-transmitted by the corresponding Tx giving visibility into a possible bit or burst errors. Entering the loopback test mode requires a complex dance through the Link Training Status State Machine (LTSSM) between the BERT and DUT. The Tektronix PCI Express Receiver Test Suite automates this sequence allowing loopback through configuration (short path) and loopback through recovery (full training of the link Tx & Rx) for different levels of receiver testing. Relevant parameters are exposed to allow user control over this process without unnecessary complexity.


Receiver and transmitter link equalization testing
PCI Express compliance at 32 GT/s & 16 GT/s requires performing a Receiver Link Equalization test (checking analog Rx performance with a stressed signal after full link training) and a Transmitter Link Equalization test (ensuring key digital timing limits are achieved when an Rx makes Tx change requests to its link partner).
The Tektronix PCI Express Receiver Test Suite controls the BERT and RT Oscilloscope during these required tests to provide efficient test results with minimal overhead and control only where needed.






Remote control protocol
The test software can be operated remotely through ASCII commands sent through TCP/IP, giving engineers further flexibility in designing “Beyond Compliance” tests.
Jitter Tolerance (JTOL) test
Jitter tolerance (JTOL) testing requires sweeping numerous calibrated SJ tones from low to high amplitude to see how the receiver-under-test CDR tracks the stress (typically in the presence of other noise & jitter sources). Custom JTOL pass/fail masks can be configured while testing with different search algorithms (upward linear, logarithmic, etc. …). The Tektronix PCI Express Receiver Test Suite allows engineers minimal setup with quick and descriptive test reports.

Both the custom mask and the specification mask are provided in the JTOL test to have a better understanding of the DUT performance, especially at the design stage. The Receiver solution performs an automatic back channel equalization and sampling point optimization ensures to ensure the best conditions for the DUT transmitted data traffic to be accurately comprehended at the BERT receiver to ensure the correct determination of BER performance.



PCIe PLL Bandwidth and Peaking
This test verifies that the Add-In Card Tx PLL has the correct bandwidth and peaking. Providing a 100 MHz reference clock to the DUT with a calibrated amount of SJ allows us to measure how much SJ passes through the DUT’s Tx PLL for a certain SJ tone. Performing this process across multiple tones allows the construction of the PLL frequency response to measure both bandwidth and peaking.
SJ Amplitude Calibration for Gen 5/4/3
- Calibration of SJ amplitude of various tones added to 100 MHz Refclk for DUT’s Tx PLL
- Adjustable SJ amplitude
- User-controlled SJ frequency selection to ensure adequate resolution at peaking & 3dB point
- Increased averaging can be used to minimize variation (5 recommended)
- Software CTLE ensures support for higher loss channels and various DUT Tx patterns


PLL Bandwidth measurements
- Bandwidth and peaking reported for selected data rates
- DUT Tx can transmit compliance patterns or jitter measurement (toggle) patterns
- Consistent DSP algorithm used for SJ calibration and DUT testing
- Test report with PLL bandwidth, peaking, frequency response plot, and individual measurements


Ordering information
PCIe Gen5 Base and CEM Software Options
Item | Description | Type |
---|---|---|
RXSW-NL1-PCIE5 | License; PCI Gen 5 Rx CEM and BASE automation software for TEK scopes and Anritsu BERT; Node-Locked 1-Year Subscription | Software |
RXSW-NLP-PCIE5 | License; PCI Gen 5 Rx CEM and BASE automation software for TEK scopes and Anritsu BERT; Node-Locked Perpetual | Software |
RXSW-FL1-PCIE5 | License; PCI Gen 5 Rx CEM and BASE automation software for TEK scopes and Anritsu BERT; Floating 1-Year Subscription | Software |
RXSW-FLP-PCIE5 | License; PCI Gen 5 Rx CEM and BASE automation software for TEK scopes and Anritsu BERT; Floating Perpetual | Software |
PCIe Gen5 Pre-compliance Fixture Options
Item | Description | Type |
---|---|---|
TF-PCIE5-CEM-X16 | PCIe Gen5 X1/X4/X8/X16 Electrical Test Fixture, Supports X1/X4/X8/X16 configuration includes ISS Board, CBB (System Board), CLB X1-X16, CLB X4-X8, 4 MMPX cables, and 4 MMPX to 2.92 mm cables | Fixture |
TF-PCIE5-CEM-X1 | PCIe Gen5 X1/X16 Electrical Test Fixture, Supports X1/X16 configuration includes ISS Board, CBB (System Board), CLB X1-X16, 4 MMPX cables, and 4 MMPX to 2.92 mm cables | Fixture |
PCIe Gen4 Base and CEM Software Options
Item | Description | Type |
---|---|---|
RXSW-NL1-PCIE4C | License; PCI Gen 4 Base and CEM automation software for TEK scopes and Anritsu BERT; Node-Locked 1-Year Subscription | Software |
RXSW-NLP-PCIE4C | License; PCI Gen 4 Base and CEM automation software for TEK scopes and Anritsu BERT; Node-Locked Perpetual | Software |
RXSW-FL1-PCIE4C | License; PCI Gen 4 Base and CEM automation software for TEK scopes and Anritsu BERT; Floating 1-Year Subscription | Software |
RXSW-FLP-PCIE4C | License; PCI Gen 4 Base and CEM automation software for TEK scopes and Anritsu BERT; Floating Perpetual | Software |
Overall Setup list:
Item | Vendor | Type | R/O | Qty | Description | Notes |
---|---|---|---|---|---|---|
DPS75004SX | Tektronix | Equipment | Required | 1 | Dual-Stack 50 GHz Sx Scope | 50 G or better1 |
DPO7RFK2 | Tektronix | Tek accessory | Required | 2 | Attenuator kit | Attenuator kit + DC blocks |
103047400 | Tektronix | Tek accessory | Required | 2 | Connector savers (1.85 mm) | 1.85 mm scope channel input connection |
Anritsu MP1900A5 | Anritsu | 3rd party equipment | Required | 1 | Bit Error Rate Tester (BERT)2 | Configuration provided by 3rd party |
DJA | Tektronix | Equipment SW option | Required | 1 | DPOJET advanced option | DPOJET advanced option |
SDLA64 | Tektronix | Equipment SW option | Required | 1 | Serial Data Link Analysis (SDLA) Software | Serial Data Link Analysis (SDLA) Software |
174-6659-01 | Tektronix | Tek accessory | Required | 1 pr | Cable; SMA - SMP cable pair | Refclk connection between DUT & BERT |
PMCABLE1M | Tektronix | Tek accessory | Required | 2 pr | Cable; 2.92-to-2.92 mm, Straight, 1.5 ps phase-matched, 40 GHz | Equipment connections to relica channel & DUT |
Gen5 Base Test Fixture Set | PCI-SIG | Test fixtures | Required | 1 | Gen 5 Base Rev3 Test Fixtures3 | Rev3 is Meg6 material with MMPX connectors4 |
RXSW-FL1-PCIE5 or RXSW-FLP-PCIE5 or RXSW-NL1-PCIE5 or RXSW-NLP-PCIE5 | Tektronix | SW option | Required | 1 | PCIe Gen5 Receiver Software | License;PCI Gen 5 Rx CEM and BASE automation software for TEK scopes and Anritsu BERT; Floating 1-Year Subscription OR Floating Perpetual OR Node-Locked 1-Year Subscription OR Node-Locked Perpetual |
Item | Vendor | Type | R/O | Qty | Description | Notes |
---|---|---|---|---|---|---|
DPS75004SX | Tektronix | Equipment | Required | 1 | Dual-Stack 50 GHz Sx scope | 50 G or better1 |
DPO7RFK2 | Tektronix | Tek accessory | Required | 2 | Attenuator kit | Attenuator kit + DC blocks |
103047400 | Tektronix | Tek accessory | Required | 2 | Connector savers (1.85 mm) | 1.85 mm scope channel input connection |
Anritsu MP1900A5 | Anritsu | 3rd party equipment | Required | 1 | Bit Error Rate Tester (BERT) 2 | Configuration provided by 3rd party |
DJA | Tektronix | Equipment SW option | Required | 1 | DPOJET advanced option | DPOJET advanced option |
SDLA64 | Tektronix | Equipment SW option | Required | 1 | Serial Data Link Analysis (SDLA) software | Serial Data Link Analysis (SDLA) software |
PMCABLE1M | Tektronix | Tek accessory | Required | 2 pr | Cable; 2.92-to-2.92 mm, straight, 1.5 ps phase-matched, 40 GHz | Equipment connection to fixtures and DUT |
174-6663-01 | Tektronix | Tek accessory | Required | 1 pr | Cable; 2.92-to-2.92 mm, straight, 1.5 ps phase-matched, 500 mm, 40 GHz | Signal connection between scope and BERT for Tx LEQ |
174-6666-01 | Tektronix | Tek accessory | Required | 2 pr | Cable; SMA-to-SMA, Right Angle-Right Angle, 500 mm | Signal connection between scope and BERT for Tx LEQ & Trigger |
174-6659-01 | Tektronix | Tek accessory | Required | 1 pr | Cable; SMA - SMP cable pair | Refclk connection between DUT & BERT |
MPR40M | Fairview Microwave | 3rd party | Required | 2 | Power divider | Split signal from DUT Tx to the scope and Error Detector |
C7035 | CentricRF | 3rd party | Optional | 4 | Right Angle Male-Female 2.92 mm adapter | Cable management |
C7049 | CentricRF | 3rd party | Required | 3 | 2.92 mm Male to 2.92 mm Male adaptor | Power divider output to scope input |
Redriver | 3rd party | 3rd party equipment | Optional | 1 | Active Gen5 Redriver (back channel equalization)6 | High loss back channels (DUT Tx to Error Detector) may need EQ |
PowerUSB - Basic | PowerUSB | 3rd party | Optional | 1 | Power USB Power Strip | Automate DUT power cycle |
TF-PCIE5-CEM-X16 | Tektronix or PCI-SIG | Test fixtures | Required | 1 | Gen 5 CEM Test fixtures7 | Tektronix fixtures are not officially approved by PCI-SIG4 |
RXSW-FL1-PCIE5 or RXSW-FLP-PCIE5 or RXSW-NL1-PCIE5 or RXSW-NLP-PCIE5 | Tektronix | SW option | Required | 1 | PCIe Gen5 Receiver software | License;PCI Gen 5 Rx CEM and BASE automation software for TEK scopes and Anritsu BERT; Floating 1-Year Subscription OR Floating Perpetual OR Node-Locked 1-Year Subscription OR Node-Locked Perpetual |
Item | Vendor | Type | R/O | Qty | Description | Notes |
---|---|---|---|---|---|---|
DPO70KSX/DX | Tektronix | Equipment | Required | 1 | Bandwidth >= 25 GHz Scope | 25 G or better^{1} |
Anritsu MP1900A | Anritsu | 3^{rd} party equipment | Required | 1 | Bit Error Rate Tester (BERT)^{2} | Configuration provided by 3^{rd} party |
DJA | Tektronix | Equipment SW option | Required | 1 | DPOJET advanced option | DPOJET advanced option |
174-6659-01 | Tektronix | Tek accessory | Required | 1 pr | Cable; SMA - SMP cable pair | Refclk connection between DUT & BERT |
PMCABLE1M | Tektronix | Tek accessory | Required | 2 pr | Cable; 2.92-to-2.92 mm, Straight, 1.5 ps phase-matched, 40 GHz | Equipment connections to replica channel & DUT |
Gen4 Base Test Fixture Set | PCI-SIG | Test fixtures | Required | 1 | Gen 4 Base Rev3 Test Fixtures^{3} | Provided by PCI-SIG |
RXSW-FL1-PCIE4C | Tektronix | SW option | Required | 1 | PCIe Gen4 Receiver Software | Gen4 BASE and CEM Rx test software - Floating, Time Based, 1 year |
RXSW-FLP-PCIE4C | Gen4 BASE and CEM Rx test software - Floating, Perpetual | |||||
RXSW-NL1-PCIE4C | Gen4 BASE and CEM Rx test software - Node Locked, Time Based, 1 year | |||||
RXSW-NLP-PCIE4C | Gen4 BASE and CEM Rx test software - Node-Locked, Perpetual |
Item | Vendor | Type | R/O | Qty | Description | Notes |
---|---|---|---|---|---|---|
DPO72504DX, DPO73304SX | Tektronix | Equipment | Required | 1 | ≥25 GHz minimum bandwidth oscilloscope | |
DJA | Tektronix | Option | Required | 1 | DPOJET Advanced option | DPOJET advanced Jitter, Eye & Timing Analysis SW option |
MP1900A | Anritsu | Equipment | Required | Pick 1 | Anritsu ≥16 Gb/s BERT, add RXSW-XXX-PCIE4C RX software | NRZ or PAM4 Config can be used for Gen3/4/5 |
BSX240 | Tektronix | Tektronix 24 Gb/s BERT, options TXEQ, STR, add BSXSICOMB and BSXPCI4CEM software | ||||
174-6659-00 | Tektronix | Tek Accessories | Required | 1 | Cable pair; 2.92 mm-to-SMP, Right Angle, 1ps matched, 1000 mm, 20 GHz | PCIe refclk from BSX to CBB (AIC) or Pcie refclk out of CLB to BSX refclk input (rear). |
174-6663-01 | Tektronix | Tek Accessories | Required | 0 or 1 | Cable pair; 2.92 mm to 2.92 mm, Straight, 1.5 ps matched, 500 mm, 40 GHz | Power divider out to Error Detector in |
174-6665-00 | Tektronix | Tek Accessories | Required | 1 | Cable; 2.92 mm to 2.92 mm, Right Angle-Right Angle, 300 mm, 20 GHz | BSX Subrate clock out to BSX Error Detector clock in. |
174-6666-01 | Tektronix | Tek Accessories | Required | 1 | Cable; SMA-to-SMA, Right Angle-Right Angle, 500 mm, 20 GHz | BSX Pattern Trigger out to TekScope Aux input |
PMCABLE1M | Tektronix | Tek Accessories | Required | 2 or 3 | Cable pair; 2.92 mm to 2.92 mm, Straight, 1.5 ps matched, 1000 mm, 40 GHz | BSX TX out to DUT RX in and DUT TX out to Power Divider input. |
SMP Terminator | Fairview Microwave | 3rd Party | Required | Depends | 50 Ohm (Female) | Quantity depends on the number of unused lane. x1 = Qty 0, x4 = Qty 6, x8 = Qty 14, x16 = Qty 30. |
MPR40-2 | Fairview Microwave | 3rd Party | Required | 2 | 2-Way Power Divider 2.92 mm Connectors, 40 GHz | Or equivalent |
SM3242 | Fairview Microwave | 3rd Party | Required | 2 | Adapter, 2.92 mm Male to 2.92 mm Male | Power divider output to TekScope input |
SD3473 | Fairview Microwave | 3rd Party | Required | 2 | DC Block, 26.5 GHz | Or equivalent |
ATX Power supply | Corsair | 3rd Party | Required | 1 | ATX power supply for System board power | As required for DUT power. Any vendor ATX power supply will work. |
PCIe Gen 4 Test Fixtures | PCI-SIG | 3rd Party | Required | 1 | Gen4 CBB, CLB and Variable ISI board | Available only from PCI-SIG directly |
SMP-SMP Cables | PCI-SIG | 3rd Party | Required | 4 | SMP-SMP cables | |
SMA-SMP (2.6") | PCI-SIG | 3rd Party | Required | 4 | SMP-SMP cables | |
Power USB – Basic | Power USB | 3rd Party | Optional | 1 | Power USB power strip | For DUT reset automation. Not compatable with 240 VAC systems |
AH54192A | Anritsu | 3rd Party | Optional | 1 | PCIe Gen4 Active Redriver (back channel equalization) | High loss back channels (DUT Tx to Error Detector) may need Active Equalization |
C7035 | Centric RF | 3rd Party | Recommended | 6 | Adapter; 2.92 mm Right Angle Male-Female | BERT I/O and Power Divider output to BSX Eror Detector |
RXSW-NLP-PCIE4C | Tektronix | Software | Required | Pick 1 | Gen4 RX CEM and BASE test software - Node-Locked, Perpetual | |
RXSW-NL1-PCIE4C | Gen4 RX CEM and BASE test software - Node Locked, Time Based, 1 year | |||||
RXSW-FLP-PCIE4C | Gen4 RX CEM and BASE test software - Floating, Perpetual | |||||
RXSW-FL1-PCIE4C | Gen4 RX CEM and BASE test software - Floating, Time Based, 1 year |
Item | Vendor | Type | R/O | Qty | Description |
---|---|---|---|---|---|
MP1900A | Anritsu | Equipment | Required | 1 | ≥32 Gb/s BERT |
DPS73304SX | Tektronix | Equipment | Required | 1 | Single Stack 33 GHz or better (e.g. Dual-Stack 50 GHz SX oscilloscope) |
DPO7AFP | Tektronix | Equipment | Optional | 1 | Auxiliary Front Panel |
DPO7RFK2 | Tektronix | Tek Accessory | Required | 2 | Attenuator Kit |
PMCABLE1M | Tektronix | Tek Accessory | Required | 2 | Cable pair; 2.92-to-2.92 mm, Straight, 1.5 ps matched, 1000 mm, 40 GHz |
DJA | Tektronix | Option | Required | 1 | DPOJET Advanced option |
TF-PCIE5-CEM-X18 | Tektronix or PCI-SIG | Test Fixtures | Required | 1 | Gen 5 CEM Test Fixtures |
TF-PCIE5-CEM-X168 | Tektronix or PCI-SIG | Test Fixtures | Required | ||
RXSW-NLP-PLLBW-PCEG5 or RXSW-NL1-PLLBW-PCEG5 or RXSW-FLP-PLLBW-PCEG5 or RXSW-FL1-PLLBW-PCEG5 | Tektronix | Software | Required | 1 | License;PCIe Gen 5/4/3 PLL BW Software; Perpetual; Node-Locked OR 1 year subscription; Node-Locked OR Perpetual; Floating OR 1 year subscription; Floating |
- Host system software requirements
- Microsoft Windows 10