Current Language
×
Chinese (Traditional, Taiwan)

選取語言:

切換功能表
Current Language
×
Chinese (Traditional, Taiwan)

選取語言:

與我們聯絡

與 Tek 業務代表即時對談。 上班時間:上午 6:00 - 下午 4:30 (太平洋時間)

致電

請致電

與 Tek 業務代表即時對談。 上班時間:上午 8:30 - 下午 5:30 (太平洋時間)

下載

下載手冊、產品規格表、軟體等等:

下載類型
機型或關鍵字

Dini Group Turns to Tektronix Certus to Tackle Daunting FPGA Prototype Challenges


54W-28508-0_Dini-Group-Case-Study-54W-28508-0-190

Customer Solution Summary

Challenge: The debug of ASIC prototypes is a major productivity bottleneck for Dini Group and its customers. Due to long FPGA re-compile times, debug is a slow and painful process when using traditional tools.

Solution: Version 2.0 of the Tektronix Certus ASIC Prototyping Debug Solution has given Dini Group designers direct access to thousands of RTL-level signals in their FPGAs, reducing the need to re-compile for each new set of debug probes and changing the way they approach overall FPGA debug.

Benefits: The Dini Group has realized significant time savings using Certus 2.0 primarily by reducing debug re-compile iterations. For one of their designs in the high-performance computing segment, each place and route iteration of the FPGA took more than three hours to complete. By using Certus 2.0 and speculatively instrumenting a large number of signals, Dini Group was able to reduce debug iterations from about 30 down to three, saving weeks of debug time on this one design alone.