DDR2 & DDR3 - Proper Verification Approaches

With faster memory bus read/write cycles, it becomes critical to verify memory bus timing performance. In this session, you'll receive an update on DDR2 & DDR3 Memory Bus Architecture along with JEDEC-recommended testing verification approaches. Examples showing verification tests using Tektronix test solution for DDR will be performed.

Was this helpful?
You voted 'down'.
105 customers have rated this Document

55W-24779-0  2001-10-26 07:00:00

Select Service

X

STAY INFORMED: Events & Seminars | Email Newsletter | Follow Tektronix on Twitter Follow Tektronix on Facebook Follow Tektronix on Google+ Follow Tektronix on Youtube

MEMBERSHIP: Create an account for exclusive membership privileges. Login