This document covers the Method of Implementation (MOI) for PCI Express 3.0 Phase-Lock-Loop (PLL) testing for Add-In Cards (AIC) using BERTScope CR125A, CR175A, or CR286A Clock Recovery instruments with Option PCIE (for Gen 1 or Gen 2 applications) or Option PCIE8G (for Gen 1, Gen 2, or Gen 3 applications).
與我們聯絡
與 Tek 業務代表即時對談。 上班時間:上午 6:00 - 下午 4:30 (太平洋時間)
致電
請致電
與 Tek 業務代表即時對談。 上班時間:上午 8:30 - 下午 5:30 (太平洋時間)
下載
下載手冊、產品規格表、軟體等等:
意見回饋