The BERTScope Bit Error Rate Tester Series provides a new approach to signal integrity measurements of serial data systems. Perform bit error rate detection more quickly, accurately, and thoroughly by bridging eye diagram analysis with BER pattern generation. The BERTScope Bit Error Rate Tester Series enable you to easily isolate problematic bit and pattern sequences, then analyze further with advanced error analysis that deliver unprecedented statistical measurement depth.

**Key performance specifications**

- Pattern Generation and Error Analysis, High-speed BER Measurements up to 28.6 Gb/s
- Fast Input Rise Time / High Input Bandwidth Error Detector for Accurate Signal Integrity Analysis
- Physical Layer Test Suite with Mask Testing, Jitter Peak, BER Contour, and Q-factor Analysis for Comprehensive Testing with Standard or User-defined Libraries of Jitter Tolerance Templates Integrated Eye Diagram Analysis with BER Correlation
- Optional Jitter Map Comprehensive Jitter Decomposition - with Long Pattern (i.e. PRBS-31) Jitter
- Patented Error Location Analysis™ enables Rapid Understanding of your BER Performance Limitations and Assess Deterministic versus Random Errors, Perform Detailed Pattern-dependent Error Analysis, Perform Error Burst Analysis, or Error-free Interval Analysis

**Key features**

- Integrated, calibrated stress generation to address the stressed receiver sensitivity and clock recovery jitter tolerance test requirements for a wide range of standards
  - Sinusoidal jitter to 100 MHz
  - Random jitter
  - Bounded, uncorrelated jitter
  - Sinusoidal interference
  - Spread spectrum clocking
  - PCIe 2.0 & 3.0 receiver testing
  - F/2 jitter generation for 8xFC and 10GBASE-KR testing
  - IEEE802.3ba & 32G fibre channel testing
- Electrical stressed eye testing for
  - PCI express
  - 10/40/100 Gb Ethernet
  - SFP+/SFI
  - OIF/CEI
  - Fibre channel (FC8, FC16, FC32)
  - SATA
  - USB 3.0
  - InfiniBand (SDR, QDR, FDR, EDR)
- Tolerance compliance template testing with margin testing
- Integrated eye diagram analysis with BER correlation

**Applications**

- Design verification including signal integrity, jitter, and timing analysis
- Design characterization for high-speed, sophisticated designs
- Certification testing of serial data streams and high performance networking systems
- Design/Verification of high-speed I/O components and systems
- Signal integrity analysis – mask testing, jitter peak, BER contour, jitter map, and q-factor analysis
- Design/Verification of optical transceivers
Linking domains

Eye diagrams have always provided an easy and intuitive view of digital performance. It has been harder to tie this directly with BER performance, as the instruments that provide views of each have been architected in fundamentally different ways. Eye diagrams have been composed of shallow amounts of data that have not easily uncovered rarer events. BERTs have counted every bit and so have provided measurements based on vastly deeper data sets, but have lacked the intuitive presentation of information to aid troubleshooting.

The BERTScope removes this gap allowing you to quickly and easily view an eye diagram based on at least two orders of magnitude more data than conventional eyes. Seeing a feature that looks out of the ordinary, you are able to place cursors on the item of interest and by simply moving the sampling point of the BERT, use the powerful error analysis capabilities to gain more insight into the feature of interest. For example, check for pattern sensitivity of the latest rising edges. Alternatively, use one-button measurement of BER Contour, Jitter Peak, and Q-factor, and you can be confident that you are seeing the complete picture.

Data rich eye diagrams

As shown previously, there is an impressive difference in data depth between conventional eye diagrams and those taken with a BERTScope. So what does that mean? It means that you see more of what is really going on - more of the world of low-probability events that is present every time you run a long pattern through a dispersive system of any kind, have random noise or random jitter from a VCO - a world that is waiting to catch you out when your design is deployed. Adding to this the deeper knowledge that comes from the one-button measurements of BER Contour, Jitter Peak, and Q-factor, and you can be confident that you are seeing the complete picture.

Deep mask testing

With the ability to vary sample depth, it is very easy to move between deep measurements which give a more accurate view of the real system performance, and shallow measurements that match those of a sampling scope. The measurements shown below are from the eye diagram of an optical transmitter. With the BERTScope sample depth set to only 3000 waveforms, the BERTScope generates the diagram shown in the middle in only 1 second. The measured mask margin of 20% exactly correlates to the same measurement made on a sampling oscilloscope. The lower diagram shows the eye produced by the same device, using Compliance Contour measured at a BER of $1 \times 10^{-5}$. Here the mask margin is reduced to 17%.
The depth advantage gained for eye diagrams is at least 10 times greater for mask testing. Unlike pseudo-mask testing offered by some BERTs, a BERTScope mask test samples every point on the perimeter of an industry-standard mask, including the regions above and below the eye. Not only that, but each point is tested to a depth unseen before. This means that even for a test lasting a few seconds using a mask from the library of standard masks or from a mask you have created yourself, you can be sure that your device has no lurking problems.

**Mask compliance contour testing**

Many standards such as XFP/XFI and OIF CEI now specify mask tests intended to assure a specified $1 \times 10^{-12}$ eye opening. Compliance Contour view makes this easy by taking a mask, and overlaying it on your measured BER contours - so you can immediately see whether you have passed the mask at whatever BER level you decide.

**Quick selection guide**

<table>
<thead>
<tr>
<th>Model</th>
<th>Maximum bit rate</th>
<th>Stressed eye - SJ, RJ, BUJ, SI</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSA286C</td>
<td>28.6 Gb/s</td>
<td>Opt. STR</td>
</tr>
<tr>
<td>BSA175C</td>
<td>17.5 Gb/s</td>
<td>Opt. STR</td>
</tr>
<tr>
<td>BSA125C</td>
<td>12.5 Gb/s</td>
<td>Opt. STR</td>
</tr>
<tr>
<td>BSA85C</td>
<td>8.5 Gb/s</td>
<td>Opt. STR</td>
</tr>
</tbody>
</table>

**Flexible clocking**

The generator clock path features in the BERTScope provides the test flexibility needed for emerging real-world devices. Whether computer cards or disk drives, it is often necessary to be able to provide a sub-rate system clock, such as 100 MHz for PCI Express® (PCIe). To get the target card running may require a differential clock signal with a particular amplitude and offset; this is easily accomplished with the BERTScope architecture, with many flexible divide ratios available.

The BSA286C's low intrinsic RJ supports serving of 802.3ba's simultaneous VECP (Vertical Eye Closure Penalty) and J2/J9 calibration with valuable margin required to fully characterize 100G Ethernet silicon.
Working with closed eyes

With the need to push ever-increasing data rates through electrical channels, the frequency-dependent losses often result in eye closure at the receiver end. Engineers use equalization to compensate for these losses and "open the eyes" in the real system. Tektronix offers powerful tools that allow designers to characterize and test compliance of receiver and transmitter components used in these systems.

In keeping with the BERTScope philosophy, the graphical user interface presents the control functionality in a logical, easy-to-follow format. A time domain representation of the response shows the effects of tap weight settings. The frequency domain Bode plot shows how the filter will compensate for the channel losses.

For receiver testing, the DPP125C Digital Pre-emphasis Processor adds calibrated pre-emphasis to the BERTScope pattern generator outputs, emulating pre-emphasis applied at the transmitter. Pre-emphasis is currently used in 10GBASE-KR, PCIe, SAS, DisplayPort®, USB 3.0, and other standards.

Features:
- 1-12.5 Gb/s clock rates
- 3- or 4-tap versions
- Flexible cursor placement allowing pre-cursor or post-cursor
- Option ECM (Eye opener, Clock Multiplier, Clock Doubler)

PatternVu

The PatternVu option includes a software-implemented FIR filter which can be inserted before the eye pattern display. In systems employing receiver equalization, this allows you to view the eye diagram and perform physical measurements on the eye as the receiver’s detector would see it, after the effect of the equalizer. Equalizers with up to 32 taps can be implemented, and the user can select the tap resolution per UI.

PatternVu also includes CleanEye, a pattern-locked averaging system which removes the nondeterministic jitter components from the eye. This allows you to clearly see pattern-dependent effects such as ISI (Inter-Symbol Interference) which are normally obscured by the presence of high amounts of random jitter.

Single Value Waveform export is a component in the PatternVu option. This allows you to capture a pattern-locked waveform showing single bits, similar to a single-shot capture in a real-time oscilloscope. Once captured, the waveform can be exported in a variety of formats for further analysis in an external program.
**Add clock recovery**

The Tektronix CR125A, CR175A, and CR286A add new levels of flexibility in compliant clock recovery. Most standards requiring jitter measurement specify the use of clock recovery, and exactly which loop bandwidth must be used. Using a different or unknown loop bandwidth will almost certainly give you the wrong jitter measurement. The new clock recovery instrument enables easy and accurate measurements to be made to all of the common standards.

![Clock Recovery](image)

The intuitive user interface provides easy control of all operating parameters. A unique Loop Response view shows the loop characteristics – actually measured, not just the settings value.

The usefulness of the BERTScope CRs is not just confined to BERTScope measurements. Use them stand-alone in the lab with your sampling oscilloscopes, or with existing BERT equipment. Compliant measurements are available to you by pairing either of these versatile instruments with your existing investments.

**Display and measure SSC modulation**

Spread Spectrum Clocking (SSC) is used by many of the latest serial busses including SATA, PCI Express, and next-generation SAS to reduce EMI issues in new board and system designs. The Tektronix CR Family provides spread spectrum clock recovery together with the display and measurement of the SSC modulation waveform. Automated measurements include minimum and maximum frequency deviation (in ppm or ps), modulation rate of change (dF/dT), and modulation frequency. Also included are display of the nominal data frequency and easy-to-use vertical and horizontal cursors.

![SSC Waveform](image)

**Add jitter analysis**

Combine a Tektronix CR125A, CR175A, or CR286A with Option 12GJ, 17GJ, and 28GJ respectively and your sampling scope or BERTScope for variable clock recovery from 1.2 to 11.2 Gb/s, Duty Cycle Distortion (DCD) measurement, and real-time jitter spectral analysis. Display jitter spectral components from 200 Hz to 90 MHz with cursor measurements of jitter and frequency. Measure band-limited integrated jitter with user-settable frequency-gated measurements (preset band limits and integrated jitter measurement for PCI Express 2.0 jitter spectrum in this example).
**Jitter spectrum measurement**

**Taking stress out of receiver testing**

As networks have changed, so have the challenges of testing receivers. While tests such as BER and receiver sensitivity are still important, receiver jitter tolerance has evolved to be more real-world for jitter-limited systems such as 10 Gb/s data over back planes and new high-speed buses. Stressed Eye testing is becoming increasingly common as a compliance measurement in many standards. In addition, engineers are using it to explore the limits of their receiver performance to check margins in design and manufacturing.

Creating the stress recipe for receiver testing to a complicated standard such as PCIe 2.0 used to require “racking and stacking” several instruments, then spending hours calibrating the setup. With BERTScope, an easy-to-understand graphical view gives you control of all of the calibrated stress sources you need – inside the same instrument. Eliminating the need for external cabling, mixers, couplers, modulators, etc. simplifies stress calibration.

**Flexible stress impairments**

The BERTScope has high-quality, calibrated sources of stress built-in, including RJ, SJ, BUJ, and SI.

ISI is also a common ingredient in many standards. The BSA12500ISI differential ISI board provides a wide variety of path lengths, free from switching suck-outs and anomalies.

**Built-in jitter tolerance function**

Many standards call for SJ to be stepped through a template with different SJ amplitudes at particular modulation frequencies. This is easy with the built-in Jitter Tolerance function which automatically steps through a template that you designed, or one of the many standard templates in the library.

---

**Stressed Eye view**

**Flexible stress impairments**

**Stressed Eye view**

**Random Jitter**

**Sinusoidal Jitter**

**Bounded Uncorrelated Jitter**

**Sinusoidal Interference**

**Inter-Symbol Interference**

**F/2 Sub-Rate Clock Jitter**

**Template Builder**

**Built-in jitter tolerance function**
BERTScope pattern generator family

The BSA125, BSA175, and BSA286 Family of pattern generators provide a full range of PRBS patterns, common standards-based patterns, and user-defined patterns.

Option STR provides full integrated, calibrated stress generation which is an easy-to-use alternative to a rack full of manually calibrated instruments needed to provide a stressed pattern. Uses include receiver testing of devices with internal BER measurement ability such as DisplayPort, or adding stress capability to legacy BERT instruments.

Pattern capture

There are several methods for dealing with unknown incoming data. In addition to Live Data Analysis discussed above, a useful standard feature on all BERTScope analyzers is pattern capture. This allows the user to specify the length of a repeating pattern and then allow the analyzer to grab the specified incoming data using the detector’s 128 Mb RAM memory. This can then be used as the new detector reference pattern, or edited and saved for later use.

Using the Power of Error Analysis – In the following example eye diagram views were linked with BER to identify and solve a design issue in a memory chip controller. The eye diagram (top left) shows a feature in the crossing region that is unexpected and appearing less frequently than the main eye. Moving the BER decision point to explore the infrequent events is revealing. Error Analysis shows that the features are related in some way to the number 24. Further investigation traced the anomaly to clock breakthrough within the IC; the system clock was at 1/24th of the output data rate. Redesigning the chip with greater clock path isolation gave the clean waveform of the top right eye diagram.
Pattern generator stressed eye

The pattern generator stressed eye function provides the following features:

- Flexible, integrated stressed eye impairment addition to the internal or an external clock
- Easy setup, with complexity hidden from the user with no loss of flexibility
- Verify compliance to multiple standards using the BERTScope and external ISI filters. Standards such as:
  - OIF CEI
  - 6 Gb SATA
  - PCI Express
  - XFI
  - SB 3.0
  - SONET
  - SAS 2
  - XAUI
  - 10 and 100 Gb Ethernet
  - DisplayPort
- Sinusoidal interference may be inserted in-phase or in anti-phase, or sent externally to be summed after an external ISI reference channel
- Sinusoidal jitter may be locked between two BERTScopes in-phase or anti-phase, as required by OIF CEI

Amplitude and ISI impairments

For ISI, add externally: for example, long coax cable length, or Bessel-Thompson 4th Order Filter with ~3 dB point at 0.75 of bit rate, etc.

For applications requiring circuit board dispersion, the BSA12500ISI differential ISI accessory board can be used.

Sinusoidal interference

- Supports full data rate range of BERTScope
- 100 MHz to 2.5 GHz
- Adjustable in 100 kHz steps
- Adjustable from 0 to 400 mV
- Common mode or differential
- Available from the rear-panel 50 Ω SMA connector, single ended with data amplitude from 0 to 3 V adjustable from GUI, same frequency range and step size as internal adjustment

Jitter measurements

Multi-gigabit serial data channels have eye openings only a couple hundred picoseconds wide – or less. In systems where only a few picoseconds of jitter count, accurate measurement of jitter is essential for managing tight jitter budgets. The BERTScope has two sets of tools which perform these critical measurements.

The Physical Layer Test Suite option includes measurement of Total Jitter (TJ) along with breakdown into Random Jitter (RJ) and Deterministic Jitter (DJ), using the well-accepted Dual Dirac method. The deep, BERT-collected measurements use several orders of magnitude less extrapolation, or in some cases no extrapolation, than oscilloscopes use as a basis for the jitter measurements. This produces inherently more accurate results than measurements made on other instruments which rely on high levels of extrapolation.

MJSQ-compliant Dual Dirac jitter measurement.

The optional Jitter Map is the latest suite of jitter measurements available for the BERTScope. It provides a comprehensive set of subcomponent analysis beyond RJ and DJ, including many measurements compliant with higher data rate standards. Jitter Map can also measure and decompose jitter on extremely long patterns, such as PRBS-31, as well as live data (requires Live Data Analysis option) providing that it can first run on a shorter synchronized data pattern.
Features include:

- DJ breakdown into Bounded Uncorrelated Jitter (BUJ), Data Dependent Jitter (DDJ), Inter-Symbol Interference (ISI), Duty Cycle Distortion (DCD), and Sub-Rate Jitter (SRJ) including F/2 (or F2) Jitter
- BER-based for direct (non-extrapolated) Total Jitter (TJ) measurement to 10^{-12} BER and beyond
- Separation of correlated and non-correlated jitter components eliminates mistaking long pattern DDJ for RJ
- Can measure jitter with minimum eye opening
- Jitter levels of breakdown not available from other instruments such as: Emphasis Jitter (EJ), Uncorrelated Jitter (UJ), Data Dependent Pulse Width Shrinkage (DDPWS), and Non-ISI
- Intuitive, easy-to-navigate jitter tree

Flexible external jitter interfaces

Flexible external jitter interfaces include the following features:

- Front panel external high frequency jitter input connector – jitter from DC to 1.0 GHz up to 0.5 UI (max) can be added, of any type that keeps within amplitude and frequency boundaries
- Rear panel external SJ low frequency jitter input connector – jitter from DC to 100 MHz up to 1 ns (max) can be added
- Rear panel SJ output
- Sinusoidal interference output rear panel connector

The internal RJ, BUJ, and external high-frequency jitter input is limited to 0.5 UI, combined, further limited to 0.25 UI each when both are enabled. Rear-panel low-frequency jitter input can be used to impose additional jitter; the sum of external low-frequency jitter, internal low-frequency SJ to 10 MHz, PCIe LFRJ and PCIe LFSJ (with Option XS) is limited to 1.1 ns. This limit does not apply to Phase Modulation (PM) from Option XSSC.

Jitter impairments

Bounded uncorrelated jitter:

- Supports data rates from 1.5 to 8.5 Gb/s (BSA85C), to 12.5 Gb/s (BSA125C), 17.5 Gb/s (BSA175C), and 28.6 Gb/s (BSA286C) with limited performance to 622 Mb/s (BSA286C excluded)
- Internal PRBS Generator
- Variable up to 0.5 UI
- 100 Mb/s to 2.0 Gb/s
- Band-limited by selected filters

<table>
<thead>
<tr>
<th>BUJ rate</th>
<th>Filter</th>
</tr>
</thead>
<tbody>
<tr>
<td>100 to 499</td>
<td>25 MHz</td>
</tr>
<tr>
<td>500 to 999</td>
<td>50 MHz</td>
</tr>
<tr>
<td>1,000 to 1,999</td>
<td>100 MHz</td>
</tr>
<tr>
<td>2,000</td>
<td>200 MHz</td>
</tr>
</tbody>
</table>

Random jitter:

- Supports data rates from 1.5 to 8.5 Gb/s (BSA85C), to 12.5 Gb/s (BSA125C), 17.5 Gb/s (BSA175C), and 28.6 Gb/s (BSA286C) with limited performance to 622 Mb/s (BSA286C excluded)
- Variable up to 0.5 UI
- Band-limited 10 MHz to 1 GHz
- Crest factor of 16 (Gaussian to at least 8 standard deviation or ~1×10^{-16} probability)

Testing interface cards

Finally a solution to the age-old problem of making physical layer measurements on high-speed line cards, motherboards, and live traffic – the BERTScope Live Data Analysis option. Through novel use of the dual-decision point architecture, the instrument is able to make parametric measurements such as Jitter, BER Contour, and Q-factor in addition to the eye and mask measurements that are usable as standard – all that is required is a clock signal. Add the Jitter Map option to see even more layers of jitter decomposition on live data. No more frustration because the pattern is not known, is unpredictable, or involves rate-matching word insertions. Troubleshooting is so much easier now that the one-button physical layer tests can be employed to provide unique insight.
Using the USB3 instrument switch

The BSASWITCH Instrument Switch is a flexible device usable for general-purpose applications and specific inclusion in USB 3.0 compliance testing. For USB 3.0 testing, the switch features a pattern generator for generation of Low Frequency Periodic Signaling (LFPS), used to ensure devices achieve loopback. Other features include:

- Manual switching between channels with front-panel controls
- Automated control through USB
- Flexible triggering with multiple control choices
- Two main input channels (Ch 1, Ch 2) with >10 GHz analog bandwidth
- Single-ended to differential input channel for easily adding low-frequency signal generators to test setups
- USB control and power with no need for additional external power

BSASWITCH instrument switch

User interfaces

User interfaces take usability to new heights:

- Easy navigation
- Logical layout and operation
- Multiple ways of moving between screens
- Relevant information right where you need it
- Color coding to alert you to the presence of nonstandard conditions

Editor screen

Use the Editor screen for pattern editing of standard and AB page select patterns and mask editing and other tasks:

- Views in Binary, Decimal, or Hexadecimal
- Support for variable assignments, repeat loops, seeding of PRBS patterns
- Capture and editing of incoming data – for example, to make a repeating pattern out of real-world traffic
  - Capture is available by trigger, by length, or by length following a trigger
  - Capture is by number or words, 1 word is 128 bits. For example, a PRBS-7 (127 bits long) would be captured as 127 words, and would have overall length of 16,256 bits

BERTScope built-in parametric measurements

All BERTScopes come with eye diagrams and mask test capabilities as standard, along with error analysis.

Eye diagrams:

- 280×350 pixel waveform display
- Deep acquisition
Automatic Measurements include:
- Rise time
- Fall time
- Unit interval (data, and also clock)
- Eye amplitude
- Noise level of 1 or 0
- Eye width
- Eye height
- Eye jitter (p-p and RMS)
- 0 level, 1 level
- Extinction ratio
- Vertical eye closure penalty (VECP)
- Dark calibration
- Signal-to-Noise ratio
- \( V_{p-p}, V_{max}, V_{min} \) crossing levels
- Rising and falling crossing level (picoseconds)
- Overshoot 0 level and 1 level
- Average voltage/power
- Cross amplitude, noise level 1 or 0, voltage
- Optical modulation amplitude (OMA)
- Sample count
- Offset voltage
- De-emphasis ratio

Mask testing:
- Library of standard masks (such as, XFP, or edit custom masks)
- Addition of positive or negative mask margin
- Import of measured BER contour to become process control mask
- At least 1000x the sample depth of traditional sampling oscilloscope masks is ideal for ensuring the absence of rare event phenomena

Optical units:
- An external optical receiver can be added to the input of the BERTScope detector. Through the user interface it is easy to input and save the characteristics of the receiver. Once accomplished, relevant units on physical layer displays are changed to optical power in dBm, \( \mu W \), or mW. Coupling can be AC or DC, and the software steps the user through dark calibration.
- For electrical signals, attenuation values can be entered to properly scale eye diagrams and measurements when external attenuators are used.

Variable-depth eye and mask testing:
- For eye diagrams and mask testing, the depth of test may be varied in manual mode; the instrument will take the specified number of waveforms then stop. The range is 2,000 to 1,000,000 bits (complete waveforms). Alternatively, the default mode is Continuous, and the eye or mask test increases in depth over time.

Physical layer test option
The following physical layer test options are available:
- BER contour testing
  - Executed with same acquisition circuitry as eye diagram measurements for maximum correlation
  - As-needed delay calibration for accurate points
  - Automatic scaling, one-button measurement
  - Extrapolates contours from measured data, increasing measurement depth with run time and repeatedly updating curve fits
  - Easy export of fitted data in CSV format
  - Contours available from \( 10^{-6} \) to \( 10^{-16} \) in decade steps
- Basic jitter measurements
  - Testing to T11.2 MJSQ BERTScan methodology (also called ‘Bathtub Jitter’)
  - Deep measurements for quick and accurate extrapolation of Total Jitter at user-specified level, or direct measurement
  - Separation of Random and Deterministic components, as defined in MJSQ
  - As-needed delay calibration for accurate points
  - Easy export of points in CSV format
  - Easy one-button measurement
  - User-specified amplitude threshold level, or automatic selection
  - Selectable starting BER to increase accuracy when using long patterns, as defined in MJSQ
- Q-factor measurement
  - One-button measurement of a vertical cross section through the middle of the eye
  - Easy visualization of system noise effects
  - Export of data in CSV format
- Compliance contour
  - Validation of transmitter eye performance to standards such as XFP/XFI and OIF CEI
  - Overlay compliance masks onto measured BER contours and easily see whether devices pass the BER performance level specified
Live data analysis option

The Live data analysis option is designed to measure parametric performance of traffic that is either unknown or non-repeating. This can include traffic with idle bits inserted, such as, in systems with clock rate matching. It is also suitable for probing line cards.

The option uses one of the two front-end decision circuits to decide whether each bit is a one or zero by placing it in the center of the eye. The other is then used to probe the periphery of the eye to judge parametric performance. This method is powerful for physical layer problems, but will not identify logical problems due to protocol issues, where a zero was sent when it was intended to be a one.

Live data measurements can be made using BER Contour, Jitter Peak, Jitter Map, and Q-factor. Eye diagram measurements can be made on live data without the use of this option, providing a synchronous clock is available.

The Live data analysis option requires the Physical layer test option and must be used with a full-rate clock.

PatternVu equalization processing option

PatternVu adds several powerful processing functions to the BERTScope:

- **CleanEye** is an eye diagram display mode, which averages waveform data to present an eye diagram with the non-data-dependent jitter removed. This allows the user to view and measure data-dependent jitter such as Inter-Symbol Inference, giving an intuitive idea of the compensatable jitter present, for example. It is effective on any repeating pattern up to 32,768 bits long.

- **Single value waveform export** is a utility which converts the CleanEye output to an export file in Comma Separated Vector (CSV) format. The output file, of up to 105 bit points, can then be imported into Microsoft Excel or software analysis and simulation tools such as Stateye or MATLAB. This allows offline filtering of real captured data and the implementation of standards-based processing such as Transmitter Waveform Dispersion Penalty (TWDP) required by 802.3aq, the recent Long Reach MultiMode (LRM) 10 Gb Ethernet standard.

- The FIR filter equalization processor allows the emulation of the communication channel to view and measure the eye as the detector in the receiver would, by applying a software linear filter to the data before it is displayed. For example, the FIR Filter can be used to emulate the lossy effects of a backplane channel, or alternatively, emulate the receiver’s equalization filter, facilitating the design and characterization of receiver-side equalization.

  The filter characteristics are controlled by entering the individual weighting coefficients of a series of taps in the FIR filter. Up to 32 taps with tap spacing from 0.1 to 1.0 unit intervals (UI) can be programmed to allow fine resolution of the filter shape. The FIR Filter can be applied to repeating patterns up to 32,768 bits long.

- **Single edge jitter measurement** allows truly deep BER-based jitter measurements to be applied to individual data edges at data rates above 3 Gb/s. The Single Edge Jitter Peak measurement function enables computation of jitter on a user-selectable single edge in the pattern, for repeating patterns up to 32,768 bits long. The resulting jitter measurement excludes data-dependent effects, showing only the uncorrelated jitter components such as Random Jitter (RJ), Bounded Uncorrelated Jitter (BUJ), and Periodic Jitter (PJ).

  - Flexible measurements enables users to specify exactly the portion of the CleanEye waveform to use for accurate measurement of amplitude, rise and fall time, and de-emphasis ratio. Preprogrammed formulas for standards such as PCI Express and USB 3.0 are included.

Error analysis

Error analysis is a powerful series of views that associate error occurrences so that underlying patterns can be easily seen. It is easy to focus in on a particular part of an eye diagram, move the sampling point of the BERTScope there, and then probe the pattern sensitivity occurring at that precise location. For example, it is straightforward to examine which patterns are responsible for late or early edges.

Many views come standard with the BERTScope Family:

- **Error statistics** is a tabular display of bit and burst error counts and rates.
Strip Chart view showing bit and burst error performance over time. This can useful while temperature cycling as part of troubleshooting.

- Burst length: A histogram of the number of occurrences of errors of different lengths
- Error free interval: A histogram of the number of occurrences of different error-free intervals
- Correlation: A histogram showing how error locations correlate to user-set block sizes or external marker signal inputs
- Pattern sensitivity: A histogram of the number of errors at each position of the bit sequence used as the test pattern
- Block errors: A histogram showing the number of occurrences of data intervals (of a user-set block size) with varying numbers of errors in them

### Error location capture

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Live analysis</td>
<td>Continuous</td>
</tr>
<tr>
<td>Error logging capacity</td>
<td>Maximum 2 GB file size</td>
</tr>
<tr>
<td>Error events/second</td>
<td>10,000</td>
</tr>
<tr>
<td>Maximum burst length</td>
<td>32 kb</td>
</tr>
</tbody>
</table>

### Error analysis options

#### Forward error correction emulation

Because of the patented error location ability of the BERTScope, it knows exactly where each error occurs during a test. By emulating the memory blocks typical of block error correcting codes such as Reed-Solomon architectures, bit error rate data from uncorrected data channels can be passed through hypothetical error correctors to find out what a proposed FEC approach would yield. Users can set up error correction strengths, interleave depths, and erasure capabilities to match popular hardware correction architectures.

#### 2-D error mapping

This analysis creates a two-dimensional image of error locations from errors found during the test. Error mapping based on packet size or multiplexer width can show if errors are more prone to particular locations in the packet or particular bits in the parallel bus connected to the multiplexer. This visual tool allows for human eye correlation, which can often illuminate error correlations that are otherwise very difficult to find—even with all the other error analysis techniques.

#### Jitter tolerance template option

Many standards call for SJ to be stepped through a template with different SJ amplitudes at particular modulation frequencies. This is easy with the built-in Jitter Tolerance function which automatically steps through a template that you designed, or one of the many standard templates in the library.

**Standard library of templates:**

- 10GBASE LX4 802.3ae 3.125 Gb/s
- 10 GbE 802.3ae 10.3125 Gb/s
- 40 GbE 802.3ba LR4 10.3125 Gb/s
- 100 GbE 802.3ba LR4/ER4 25.78125 Gb/s
- CEI 11G Datacom Rx Ingress (D) 11 Gb/s
- CGE Telecom Rx Egress (Re) 11 Gb/s
- CEI 11G Datacom Rx Egress (Ri) 11 Gb/s
- CEI 11G Total Wander 11.1 Gb/s

2 Requires Option XSSC.
Datasheet

- CEI 11G Total Wander 9.95 Gb/s
- CEI 6G Total Wander 4.976 Gb/s
- CEI 6G Total Wander 6.375 Gb/s
- CEI 25G Total Wander 25.78125 Gb/s
- FBB DIMM 3.2 Gb/s
- FBB DIMM1 4.0 Gb/s
- FBB DIMM1 4.8 Gb/s
- FBB DIMM2 3.2 Gb/s
- FBB DIMM2 4.0 Gb/s
- FBB DIMM2 4.8 Gb/s
- Fibre Channel 1.0625 Gb/s
- Fibre Channel 2.125 Gb/s
- Fibre Channel 4.25 Gb/s
- Fibre Channel 8G 8.5 Gb/s
- Fibre Channel 16G 14.025 Gb/s
- OTN OTU-1 2.666G
- OTN OTU-2 10.709 Gb/s
- OTN(10BASE-R) 11.1 Gb/s
- SAS (SCSI) 1.5 Gb/s
- SAS (SCSI) 3 Gb/s
- SDH 0.172 STM-1 155M
- SDH 0.172 STM-16 2.4832 Gb/s
- SDH 0.172 STM-4 622 Mb/s
- SDH 0.172 STM-64 9.956 Gb/s
- SDH STM-16 2.48832 Gb/s
- SDH STM-64 9.9532 Gb/s
- SONET OC-48 2.48832 Gb/s
- SONET OC12 2.622 Mb/s
- SONET OC192 9.9532 Gb/s
- SONET OC192 9.95 Gb/s
- SONET OC3 155 Mb/s
- SONET OC48 2.4832 Gb/s
- USB 3.0 5 Gb/s
- XAU1 3.125 Gb/s
- XFI ASIC Rx In Datacom (D) 10.519 Gb/s
- XFI ASIC Rx In Telecom (D) 10.70 Gb/s
- XFI ASIC Rx In Telecom (D) 9.95328 Gb/s
- XFI Host Rx In Datacom (C) 10.3125 Gb/s
- XFI Host Rx In Datacom (C) 10.519 Gb/s
- XFI Host Rx In Telecom (C) 10.70 Gb/s
- XFI Host Rx In Telecom (C) 9.95328 Gb/s
- XFI Module Tx In Datacom (B') 10.3125 Gb/s
- XFI Module Tx In Datacom (B') 10.519 Gb/s
- XFI Module Tx In Telecom (B') 10.70 Gb/s
- XFI Module Tx In Telecom (B') 9.95328 Gb/s

Some of the areas of adjustment include:

- BER confidence level
- Test duration per point
- BER threshold
- Test device relaxation time
- Imposition of percentage margin onto template
- Test precision Control over A/B Pattern switch behavior

Also included is the ability to test beyond the template to device failure at each chosen point, and the ability to export data either as screen images or CSV files.

**Jitter map option**

The Jitter map option provides automated jitter decomposition with long pattern jitter triangulation. It extends BER-based jitter decomposition beyond Dual Dirac measurement of Total Jitter (TJ), Random Jitter (RJ), and Deterministic Jitter (DJ) to a comprehensive set of subcomponents. It can also measure and decompose jitter on extremely long patterns, such as PRBS-31, providing that it can first run on a shorter synchronized data pattern.

The option includes the following features:

- DJ breakdown into Bounded Uncorrelated Jitter (BUJ), Data Dependent Jitter (DDJ), Inter-Symbol Interference (ISI), Duty Cycle Distortion (DCD), and Sub-Rate Jitter (SRJ) including F/2 (or F2) jitter
- BER based for direct (non-extrapolated) Total Jitter (TJ) measurement to 10^{-12} BER and beyond
- Separation of correlated and uncorrelated jitter components eliminates mistaking long pattern DDJ for RJ

---

3 Jitter map operates at data rates of 900 Mb/s and higher.

4 SRJ and F/2 jitter operate up to 8.5 Gb/s (BSA85C), 11.2 Gb/s (BSA125C, BSA175C, BSA286C).

14  www.tektronix.com
Visualization of RJ RMS measured on individual edges of the data pattern

J2 and J9 jitter measurements for 100 GbE applications

Additional levels of breakdown not available from other instruments such as: Emphasis Jitter (EJ), Uncorrelated Jitter (UJ), Data Dependent Pulse Width Shrinkage (DDPWS), and non-ISI

Intuitive, easy-to-navigate jitter tree

**Stressed live data option**

The BERTScope Stressed Live Data software option enables engineers to add various types of stress to real data traffic in order to stress devices with bit sequences representative of the environment they will encounter once deployed. Using live traffic with added stress tests the boundaries of device performance and lends added confidence to designs before they are shipped.

- Full range of calibrated stress available on the BERTScope, including Sinusoidal Jitter (SJ), Random Jitter (RJ), Bounded Uncorrelated Jitter (BUJ), Sinusoidal Interference (SI), F/2 Jitter, and Spread Spectrum Clocking (SSC)

- Data rate support up to the maximum of the BERTScope

- Full-rate clock required up to 11.2 Gb/s, half-rate clock required above 11.2 Gb/s

**Symbol filtering option**

Symbol filtering enables asynchronous BER testing, including Jitter Tolerance testing, on incoming data streams that have a nondeterministic number of clock compensation symbols inserted into the bit stream, as is common in 8b/10b encoded systems when placed in loopback for receiver testing.

- Supports asynchronous receiver testing for USB 3.0, SATA, and PCI Express

- User-specified symbols are automatically filtered from the incoming data to maintain synchronization

- The Error Detector maintains a count of filtered bits for accurate BER measurement
Pattern generator specifications

All specifications apply to all models unless noted otherwise.

Clock outputs

<table>
<thead>
<tr>
<th>Frequency range</th>
<th>Rise times are measured 20% to 80% unless otherwise stated. Specifications are following a 20-minute warm-up period. Specifications subject to change.</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSA85C</td>
<td>0.1 to 8.5 GHz</td>
</tr>
<tr>
<td>BSA125C</td>
<td>0.1 to 12.5 GHz</td>
</tr>
<tr>
<td>BSA175C</td>
<td>0.5 to 17.5 GHz</td>
</tr>
<tr>
<td>BSA286C</td>
<td>1-28.6 GHz</td>
</tr>
</tbody>
</table>

Phase noise: < –90 dBc/Hz at 10 kHz offset (typical)

Clock output divide ratios: Opt. STR only

Data outputs

Data rate range:

<table>
<thead>
<tr>
<th>BSA85C</th>
<th>0.1 to 8.5 Gb/s</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSA125C</td>
<td>0.1 to 12.5 Gb/s</td>
</tr>
<tr>
<td>BSA175C</td>
<td>0.5 to 17.5 Gb/s</td>
</tr>
<tr>
<td>BSA286C</td>
<td>1 to 28.6 Gb/s</td>
</tr>
</tbody>
</table>

Format: NRZ

Polarity: Normal or inverted

Variable cross over: 25 to 75%

Patterns:

- Hardware patterns: Industry-standard Pseudo-random (PRBS) of the following types: $2^n - 1$ where $n = 7, 11, 15, 20, 23, 31$
- RAM patterns: 128 bits to 128 Mb total, allocated in 32 Mb portions to each of two A/B pages. Single page max is 128 Mb
- Library: Wide variety including SONET/SDH, Fibre Channel based such as k28.5, CJTPAT; $2^n$ patterns where $n = 3, 4, 5, 6, 7, 9$; Mark Density patterns for $2^n$ where $n = 7, 9, 23$; and many more

Error insertion:

- Length: 1, 2, 4, 8, 16, 32, 64 bit bursts
- Frequency: Single or repetitive

---

5 Output at data rate <2 above 11.2 Gb/s
### Data clock amplitudes and offsets

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Configuration</strong></td>
<td>Differential outputs, each side of pair individually settable for termination, amplitude, offset</td>
</tr>
<tr>
<td><strong>Interface</strong></td>
<td>DC coupled, 50 Ω reverse terminated, 2.92 mm connector. Calibration into 75 Ω selectable, other impedances by keypad entry. User-replaceable Planar Crown® adapter allows change to other connector types</td>
</tr>
<tr>
<td><strong>Preset logic families</strong></td>
<td>LVPECL, LVDS, LVTTL, CML, ECL, SCFL</td>
</tr>
<tr>
<td><strong>Terminations</strong></td>
<td>Variable, –2 to +2 V Presets: +1.5, +1.3, +1, 0, –2 V, AC coupled</td>
</tr>
</tbody>
</table>

**Allowable amplitudes, terminations, and offsets**

Refer to the following figures.

Amplitude swings between 0.25 and 2.0 V allowed; should fit inside shaded area of the following graph. For example, SCFL uses a 0 V termination, and operates between approximately 0 and –0.9 V; as shown with dotted arrow, it falls within the operating range.
## Data clock waveform performance

<table>
<thead>
<tr>
<th>Rise time</th>
<th>25 ps max, 23 ps typical (10-90%), 1 V amplitude, at 8.0 Gb/s</th>
</tr>
</thead>
</table>

### Jitter

- **BSA85C, BSA125C, BSA175C**
  - $<10 \text{ ps}_{pp}$ (typical, for data rates $\geq 1 \text{ Gb/s}$) $<0.025 \text{ UI}$ (typical, for data rates $< 1 \text{ Gb/s}$)
  - $<4 \text{ ps}_{pp}$ Data Dependent Jitter (@25.781 Gb/s, @28.05 Gb/s)
  - $<5 \text{ ps}_{pp}$ Data Dependent Jitter (@14.05 Gb/s, @16.0 Gb/s, @20.625 Gb/s)
  - $<300 \text{ fs RMS}$ Random Jitter (@28.05 Gb/s, @25.781 Gb/s, @25.0 Gb/s)
  - $<400 \text{ fs RMS}$ Random Jitter (@14.025 Gb/s, @16.0 Gb/s, 20.625 Gb/s)
  - $<550 \text{ fs RMS}$ Random Jitter (@12.0 Gb/s) 1 V amplitude at designated frequencies.

- **BSA286C**
  - $<4 \text{ ps}_{pp}$

## Clock/data delay

<table>
<thead>
<tr>
<th>Range</th>
<th>Greater than 1 bit period in all cases</th>
</tr>
</thead>
<tbody>
<tr>
<td>Up to 1.1 GHz</td>
<td>30 ns</td>
</tr>
<tr>
<td>Above 1.1 GHz</td>
<td>3 ns</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Resolution</th>
<th>100 fs</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Self calibration</th>
<th>At time of measurement, when temperature or bit rate are changed, instrument will recommend a self calibration. Operation takes less than 10 seconds.</th>
</tr>
</thead>
</table>
Pattern generator front panel connections

**External clock inputs**

Allows use of an external clock source to clock the BERTScope. Models equipped with stress are able to add impairments to incoming clock, including when external signal has Spread Spectrum Clocking (SSC) in excess of 5000 ppm imposed on it.

<table>
<thead>
<tr>
<th>Frequency range</th>
<th>BSA85C</th>
<th>0.1 to 8.5 GHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSA125C</td>
<td>0.1 to 12.5 GHz</td>
<td></td>
</tr>
<tr>
<td>BSA175C</td>
<td>0.5 to 17.5 GHz</td>
<td></td>
</tr>
<tr>
<td>BSA286C</td>
<td>1 to 28.6 GHz</td>
<td></td>
</tr>
</tbody>
</table>

Nominal power
900 mV<sub>pp</sub> (+3 dBm)

Maximum power
2.0 V<sub>pp</sub> (+10 dBm)

Return loss
Better than –6 dB

Interface
50 Ω SMA female, DC coupled into selectable termination voltage

**HF Jitter (Opt. STR only)**

One of two jitter insertion inputs. Can be used to insert SJ, RJ, BUJ if desired.

<table>
<thead>
<tr>
<th>Frequency range</th>
<th>DC to 1.0 GHz</th>
</tr>
</thead>
</table>

Jitter amplitude range
Up to 0.5 UI maximum

Input voltage range
0-2 V<sub>pp</sub> (+10 dBm) for normal operation
6.3 V<sub>pp</sub> (+20 dBm) max nondestructive input

Data rate range
Limited performance to 622 Mb/s (BSA286C excluded)

<table>
<thead>
<tr>
<th>BSA85C</th>
<th>1.5 to 8.5 Gb/s</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSA125C</td>
<td>1.5 to 12.5 Gb/s</td>
</tr>
<tr>
<td>BSA175C</td>
<td>1.5 to 17.5 Gb/s</td>
</tr>
<tr>
<td>BSA286C</td>
<td>1.5 to 22.4 Gb/s</td>
</tr>
</tbody>
</table>

Interface
SMA female, 50 Ω, DC coupled into 0 V
Sub-rate clock outputs

BERTScope standard models have clock divided by 4. BERTScope Option STR models have additional capabilities.

<table>
<thead>
<tr>
<th>Frequency range</th>
<th>Model</th>
<th>Standard range</th>
<th>Range with Opt. STR</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>BSA125C</td>
<td>0.025 to 2.125 GHz</td>
<td>8.5 GHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.025 to 2.8 GHz</td>
<td>11.2 GHz</td>
</tr>
<tr>
<td></td>
<td>BSA175C</td>
<td>0.125 to 2.8 GHz</td>
<td>11.2 GHz</td>
</tr>
<tr>
<td></td>
<td>BSA286C</td>
<td>0.250 to 3.575 GHz</td>
<td>14.3 GHz</td>
</tr>
</tbody>
</table>

Amplitude range 0.6 V<sub>p-p</sub>, nominal, centered around 0 V

Transition time <500 ps

Interface SMA female, 50 Ω, DC coupled into 0 V

Trigger output

Provides a pulse trigger to external test equipment. It has two modes:

- Divided Clock Mode: Pulses at 1/256th of the clock rate
- Pattern Mode: Pulse at a programmable position in the pattern (PRBS), or fixed location (RAM patterns)

Stress modulation added on models so equipped, when enabled.

Minimum pulse width

- 128 Clock Periods (Mode 1)
- 512 Clock Periods (Mode 2)

Transition time <500 ps

Jitter (p-p, data to trigger) <10 ps, typical (BSA175C, BSA286C)

Output levels CML; >300 mV<sub>p-p</sub>, center around -250 mV

Interface 50 Ω SMA female
Pattern generator rear panel connections

**Pattern start input**

For users wanting to synchronize patterns of multiple data streams from multiple instruments simultaneously.

<table>
<thead>
<tr>
<th>Logic levels</th>
<th>LVTTL (&lt;0.5 V Low, &gt;2.5 V High)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Threshold</td>
<td>+1.2 V typical</td>
</tr>
<tr>
<td>Maximum nondestructive input range</td>
<td>-0.5 V to +5.0 V</td>
</tr>
<tr>
<td>Minimum pulse width</td>
<td>128 serial clock periods</td>
</tr>
<tr>
<td>Maximum repetition rate</td>
<td>512 serial clock periods</td>
</tr>
<tr>
<td>Interface</td>
<td>SMA female, &gt;1 kΩ impedance into 0 V</td>
</tr>
</tbody>
</table>

**Page select input**

In A-B Page Select mode, allows external control of the pattern. Software control over rising or falling edge trigger, continuous Pattern B after completion of Pattern A, or run B only once before reverting back to A.

<table>
<thead>
<tr>
<th>Logic levels</th>
<th>LVTTL (&lt;0.5 V Low, &gt;2.5 V High)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Threshold</td>
<td>+1.2 V typical</td>
</tr>
<tr>
<td>Maximum nondestructive input range</td>
<td>-0.5 V to +5.0 V</td>
</tr>
<tr>
<td>Minimum pulse width</td>
<td>1 pattern length</td>
</tr>
<tr>
<td>Interface</td>
<td>SMA female, &gt;1 kΩ impedance into 0 V</td>
</tr>
</tbody>
</table>

**Sinusodial interference output (Opt. STR only)**

SI output from internal generator. Can be used to apply SI after external ISI channel.

| Frequency range                     | 0.1-2.5 GHz                      |
| Output voltage                      | 0-3 V<sub>pp</sub>               |
| Interface                           | SMA Female, 50 Ω, AC coupled     |
Low frequency jitter input (Opt. STR only)

Allows use of external low-frequency jitter source to modulate the stressed Pattern Generator output.

<table>
<thead>
<tr>
<th>Frequency range</th>
<th>DC to 100 MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jitter amplitude range</td>
<td>Up to 1.1 ns, can be combined with other internal low-frequency modulation</td>
</tr>
</tbody>
</table>
| Input voltage range | 0-2 V<sub>pp</sub> (+10 dBm) for normal operation  
                          6.3 V<sub>pp</sub> (+20 dBm) maximum nondestructive input |
| Data rate range     |                                |
| BSA85C              | Up to 8.5 Gb/s                 |
| BSA125C             | Up to 12.5 Gb/s                |
| BSA175C             | Up to 17.5 Gb/s                |
| BSA286C             | Up to 28.6 Gb/s                |
| Interface           | SMA female 50 Ω, DC coupled into 0 V |

Low frequency sinusoidal jitter output (Opt. STR only)

To allow phasing of two BERTScopes together, in-phase or anti-phase.

<table>
<thead>
<tr>
<th>Frequency range</th>
<th>As set for internal SJ from user interface</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplitude</td>
<td>2 V&lt;sub&gt;pp&lt;/sub&gt; centered at 0 V</td>
</tr>
<tr>
<td>Interface</td>
<td>SMA female, 50 Ω, AC coupled</td>
</tr>
</tbody>
</table>

Reference input

To lock the BERTScope to an external frequency reference from of another piece of equipment.

<table>
<thead>
<tr>
<th>Frequency</th>
<th>10 MHz, 100 MHz, 106.25 MHz, 133.33 MHz, 156.25 MHz, 166.67 MHz, or 200 MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplitude</td>
<td>0.325 to 1.25 V&lt;sub&gt;pp&lt;/sub&gt; (-6 to +6 dBm)</td>
</tr>
<tr>
<td>Interface</td>
<td>50 Ω SMA female, AC coupled</td>
</tr>
</tbody>
</table>

Reference output

Provides a frequency reference for other instruments to lock to.

| Configuration       | (BSA125C) Differential  
                      | Single Ended (Ref-Out not used) for all models other than BSA125C |
|---------------------|---------------------------------------------------------------------|
| Frequency           | 10 MHz, 100 MHz, 106.25 MHz, 133.33 MHz, 156.25 MHz, 166.67 MHz, or 200 MHz |
| Amplitude           | 1 V<sub>pp</sub> (+4 dBm) nominal, each output, (2 V<sub>pp</sub> differential) |
| Interface           | 50 Ω SMA female, AC coupled                                          |
Clock path details

BSA85C

**Stress may be added to an external clock on appropriate models. Stress operating range is from 1.5 to 11.2 Gb/s. External clock must have a duty cycle of 50% ±2%.**

Available divide ratios from clock-related output, by bit rate, using the internal clock, BSA85C. All listed ratios available for an external clock input over entire bit rate range, limitations for internal clock only. Minimum specified frequency of the clock output is 100 MHz. Operation below this rate will be uncalibrated.

* The Sub-rate clock output can also provide a full-rate jittered clock.
**Stress may be added to an external clock on appropriate models. Stress operating range is from 1.5 to 11.2 Gb/s. External clock must have a duty cycle of 50% ±2%.

The BSA125C, BSA175C, and BSA286C models use an internal Double Data Rate (DDR) architecture to operate at data rates ≥11.2 Gb/s. When operating at 11.2 Gb/s or higher data rate, the clock output will be 1/2 the data rate. The external clock can be specified to be either full or half data rate. When full rate is selected, the pattern generator will operate in DDR mode when the input clock frequency is 11.2 GHz or higher.

These ratios apply to operation from internal clock only. The external clock will be output at 1/2 rate when half rate is selected, or when full rate is selected and clock rate is ≥11.2 GHz.

The minimum data rate specified for the main clock output is 500 Mb/s. Output will be uncalibrated when operated at divided rates lower than 500 Mb/s.
Clock path details

Only applies to BSA125C, BSA175C, and BSA286C

<table>
<thead>
<tr>
<th>Data rate (Gb/s)</th>
<th>Ratios for main clock output</th>
<th>Ratios for sub-rate clock output ¹</th>
</tr>
</thead>
<tbody>
<tr>
<td>500-750 Mb/s</td>
<td>1, 2, 4, 5, 6, 7, 8, 9, 10, 12, 14, 16, 18, 20, 24, 32, 36</td>
<td>1, 2, 4</td>
</tr>
<tr>
<td>0.75-1.5 Gb/s</td>
<td>1, 2, 4, 5, 6, 7, 8, 9, 10, 12, 14, 16, 18, 20, 24, 30, 32, 32, 35, 36, 36, 40, 42, 45, 48, 50, 54, 56, 60, 64, 70, 72, 80, 81, 84, 90, 98, 108, 112, 126, 128, 144, 162</td>
<td>1, 2, 4, 8</td>
</tr>
<tr>
<td>3-6 Gb/s</td>
<td>1, 2, 4, 5, 6, 7, 8, 9, 10, 12, 14, 16, 18, 20, 24, 30, 32, 32, 35, 36, 36, 40, 42, 45, 48, 50, 54, 56, 60, 64, 70, 72, 80, 81, 84, 90, 98, 108, 112, 120, 128, 140, 144, 160, 162, 168, 180, 192, 196, 216, 224, 252, 256, 288, 324</td>
<td>1, 2, 4, 8, 16, 32</td>
</tr>
<tr>
<td>6-11.2 Gb/s</td>
<td>1, 2, 4, 5, 6, 7, 8, 9, 10, 12, 14, 16, 18, 20, 24, 30, 32, 32, 35, 36, 36, 40, 42, 45, 48, 50, 54, 56, 60, 64, 70, 72, 80, 81, 84, 90, 98, 108, 112, 126, 128, 140, 144, 144, 160, 162, 168, 180, 192, 196, 200, 216, 224, 240, 252, 256, 280, 288, 320, 324, 360, 384, 392, 432, 448, 504, 512, 576, 648</td>
<td>1, 2, 4, 8, 16, 32, 64</td>
</tr>
<tr>
<td>11.2-12 Gb/s</td>
<td>2, 4, 8, 10, 12, 14, 16, 18, 20, 24, 28, 32, 36, 40, 46, 60, 64, 64, 70, 72, 72, 80, 84, 90, 96, 100, 108, 112, 120, 128, 140, 144, 160, 162, 168, 180, 196, 200, 216, 224, 240, 252, 256, 280, 288, 320, 324, 336, 360, 384, 392, 432, 448, 504, 512, 576, 648</td>
<td>2, 4, 8, 16, 32, 64</td>
</tr>
<tr>
<td>12-26 Gb/s</td>
<td>2, 4, 8, 10, 12, 14, 16, 18, 20, 24, 28, 32, 36, 40, 48, 60, 64, 64, 70, 72, 72, 80, 84, 90, 96, 100, 108, 112, 120, 128, 140, 144, 160, 162, 168, 180, 196, 216, 224, 252, 256, 280, 288, 320, 324, 324, 336, 360, 384, 392, 400, 432, 448, 480, 504, 512, 560, 576, 640, 648, 720, 768, 784, 864, 896, 1008, 1024, 1152, 1296</td>
<td>2, 4, 8, 16, 32, 64, 128</td>
</tr>
</tbody>
</table>

¹ Sub-rate clock connector can also output a full-rate stressed clock up to 11.2 Gb/s, or half-rate stressed clock at rates ≥11.2 Gb/s.
Additional stress options

Enhanced spread spectrum clock option (Opt. STR and/or Opt. XSSC)

Adds a modulator directly to the synthesizer clock output – modulation affects main and sub-rate clock output (regardless of the state of sub-rate output select), Data Output, and Trigger Output.

<table>
<thead>
<tr>
<th>Modes</th>
<th>SSC or Phase Modulation (sinusoidal)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data rate range</td>
<td>Full range of BERTScope</td>
</tr>
<tr>
<td>SSC wave shape</td>
<td>Triangle or Sine</td>
</tr>
<tr>
<td>SSC frequency range</td>
<td>20 kHz to 40 kHz</td>
</tr>
<tr>
<td>SSC modulation range</td>
<td>12,500 ppm at 6 Gb/s</td>
</tr>
<tr>
<td></td>
<td>6,200 ppm at 12 Gb/s</td>
</tr>
<tr>
<td></td>
<td>6,000 ppm at 12.5 Gb/s and above</td>
</tr>
<tr>
<td></td>
<td>See Maximum SSC Modulation graph for range at lower clock rates</td>
</tr>
</tbody>
</table>

Maximum SSC modulation with Option XSSC

<table>
<thead>
<tr>
<th>SSC modulation resolution</th>
<th>1 ppm</th>
</tr>
</thead>
<tbody>
<tr>
<td>SSC modulation type</td>
<td>Down Spread, Center Spread, Up Spread</td>
</tr>
<tr>
<td>PM frequency range</td>
<td>10 Hz to 160 kHz</td>
</tr>
<tr>
<td>PM frequency resolution</td>
<td>1 Hz</td>
</tr>
</tbody>
</table>
PM modulation range -- for modulation frequency 10 Hz to 2 kHz

<table>
<thead>
<tr>
<th>Data rate</th>
<th>Maximum modulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>&gt;6 Gb/s</td>
<td>6000 UI</td>
</tr>
<tr>
<td>3 to 6 Gb/s</td>
<td>3000 UI</td>
</tr>
<tr>
<td>1.5 to 3 Gb/s</td>
<td>1500 UI</td>
</tr>
<tr>
<td>0.75 to 1.5 Gb/s</td>
<td>750 UI</td>
</tr>
<tr>
<td>375 to 750 Mb/s</td>
<td>375 UI</td>
</tr>
<tr>
<td>187 to 375 Mb/s</td>
<td>187.5 UI</td>
</tr>
<tr>
<td>100 to 187 Mb/s</td>
<td>93.75 UI</td>
</tr>
<tr>
<td>Reduced for modulation frequencies &gt;2 kHz</td>
<td>See Phase Modulation Range graph.</td>
</tr>
</tbody>
</table>

F/2 jitter generation option (Opt. F2, also requires Opt. STR)

F/2 or sub-rate jitter is found in high data rate systems which multiplex up 2 or more lower data rate streams. The jitter results for lack of symmetry in the multiplexing clock, giving all of the even bits different pulse width than the odd bits. Unlike conventional DCD, F/2 jitter is independent of the logic state of the bit. F/2 jitter is part of the stress recipe used in testing compliance to some of the newer standards such as 802.3ap (10 Gb backplane Ethernet).

Supported data rates 8.0 and 10.3125 Gb/s
Modulation range 0-5.0% UI

Extended stress generation option (Opt. PCISTR)

This option adds additional stress generators required for compliance testing receivers to PCIe 2.0 specifications, internal to the BERTScope.

Clock frequency range Up to 11.2 Gb/s
LFRJ modulation range 0-1.1 ns
LFRJ frequency range Band-limited to 10 kHz - 1.5 MHz, with roll off to PCIe 2.0 specifications
LFSJ modulation range 0-368 ps at 5 Gb/s
LFSJ frequency range 1-100 kHz

The Extended Stress option also adds selectable bandwidth-limiting to the normal, broadband RJ generator.

---

Can be combined with other low-frequency modulation.
### Extended stress generation option (Opt. PCISTR)

<table>
<thead>
<tr>
<th>RJ frequency, Normal mode</th>
<th>Band-limited to 10 MHz - 1 GHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>RJ frequency, PCIE mode</td>
<td>Band-limited to 1.5-100 MHz with roll off to PCIe 2.0 specifications</td>
</tr>
</tbody>
</table>

### Error detector specifications

#### Clock input

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Single ended</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency range</td>
<td></td>
</tr>
<tr>
<td>BSA85C</td>
<td>0.1 to 8.5 Gb/s</td>
</tr>
<tr>
<td>BSA125C</td>
<td>0.1 to 12.5 Gb/s</td>
</tr>
<tr>
<td>BSA175C</td>
<td>0.5 to 17.5 Gb/s</td>
</tr>
<tr>
<td>BSA286C</td>
<td>1 to 28.6 Gb/s</td>
</tr>
</tbody>
</table>

#### Data and clock interfaces

<table>
<thead>
<tr>
<th>Connector</th>
<th>2.92 mm</th>
</tr>
</thead>
<tbody>
<tr>
<td>Impedance</td>
<td>50 Ω</td>
</tr>
<tr>
<td>Threshold voltage</td>
<td>−2 to +3.5 V</td>
</tr>
<tr>
<td>Threshold presets</td>
<td>LVPECL, LVDS, LVTTL, CML, ECL, SCFL</td>
</tr>
<tr>
<td>Terminations</td>
<td>Variable, −2 V to +3 V</td>
</tr>
<tr>
<td>Presets:</td>
<td>+1.5, +1.3, +1, 0, −2 V, AC coupled</td>
</tr>
<tr>
<td>Maximum nondestructible input</td>
<td>−3 V&lt;sub&gt;peak&lt;/sub&gt;, +4 V&lt;sub&gt;peak&lt;/sub&gt; applied to any connector</td>
</tr>
</tbody>
</table>

#### Detector clock data delay

<table>
<thead>
<tr>
<th>Range</th>
<th>Greater than 1 bit period in all cases</th>
</tr>
</thead>
<tbody>
<tr>
<td>Up to 1.1 GHz</td>
<td>30 ns</td>
</tr>
<tr>
<td>Above 1.1 GHz</td>
<td>3 ns</td>
</tr>
<tr>
<td>Resolution</td>
<td>100 fs</td>
</tr>
</tbody>
</table>

#### Self calibration

Supported – At time of measurement, when temperature or bit rate are changed, instrument will recommend a self calibration. Operation takes less than 10 seconds.

---

8 A full- or half-rate clock may be used for data rates above 11.2 Gb/s.

9 From 26 to 28.6 Gb/s the input detector operates at half rate (using even or odd bits).
Data inputs

Data rate range
- BSA85C: 0.1 to 8.5 Gb/s
- BSA125C: 0.1 to 12.5 Gb/s
- BSA175C: 0.5 to 17.5 Gb/s
- BSA286C: 1 to 28.6 Gb/s

Configuration
- Differential

Format
- NRZ

Polarity
- Normal or Inverted

Threshold alignment
- Can auto-align to differential crossing point

Sensitivity
- Single ended: 100 mVp-p, typical
- Differential: 50 mVp-p, typical
- Maximum input signal swing: 2 Vp-p

Intrinsic transition time
- 16 ps typical, 10/90%, single ended (equivalent to >20 GHz detector bandwidth). Measured at input, ECL levels

Hardware patterns
- Industry-standard Pseudo-random (PRBS) of the following types: $2^n - 1$ where $n = 7, 11, 15, 20, 23, 31$

RAM patterns
- User defined: 128 bits to 128 Mb, 128-bit increments
- Library: Wide variety including SONET/SDH, Fibre Channel based such as k28.5, CJTPAT; $2^n$ patterns where $n = 3, 4, 5, 6, 7, 9$; Mark Density patterns for $2^n$ where $n = 7, 9, 23$; and many more

RAM pattern capture
- Capture incoming data up to 128 Mb in length. Edit captured data, send to Pattern Generator, Error Detector, or both

RAM pattern capture modes
- Capture by length: 1 to 1,048,576 words. 1-word default. Words 128 bit in length
- Capture by triggers: Captures when "Detector Start" on rear panel goes high, to maximum allowable length or until input goes low
- Capture by length from trigger: Capture by length initiated from "Detector Start" input, to pre-specified length
### Synchronization -- Auto-resync

User-specified number of 128 bit words containing 1 or more errors per word initiates a re-sync attempt.

BERTScope Burst Analysis Timing – BERTScope word size is 128 bits. An example timing diagram is shown here for a PRBS payload. Counting of bits will not start until a 128-bit word boundary occurs, meaning that after the blanking pulse transitions, up to 127 bits may pass before synchronization begins. For a PRBS, synchronization typically takes 5 words, or 640 bits. Similarly, bit measurement will continue for up to 127 bits after the blanking signal transitions again. RAM-based patterns take longer to synchronize.

<table>
<thead>
<tr>
<th>Manual synchronization</th>
<th>User initiates re-sync.</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Pattern matching synchronization</th>
<th>Error Detector captures specified pattern length and compares next instances to find match (Fast method, but susceptible to ignoring logical errors).</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Grab ‘n’ go</strong></td>
<td>Error Detector compares incoming pattern with reference RAM pattern, looks for match, if none found shifts pattern by one bit and compares again (slower, but most accurate method).</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Error detector basic measurements</th>
<th>BER, Bits Received, Re-syncs, Measured Pattern Generator and Error Detector Clock Frequencies</th>
</tr>
</thead>
</table>
Error detector front panel connections

**Error correlation marker input**

Allows an external signal to provide a time-tagged marker to be placed in the error data set.

<table>
<thead>
<tr>
<th>Logic family</th>
<th>LVTTL (&lt;0.5 V Low, &gt;2.5 V High)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Threshold</td>
<td>+1.2 V</td>
</tr>
<tr>
<td>Minimum pulse width</td>
<td>128 clock periods</td>
</tr>
<tr>
<td>Maximum repetition rate</td>
<td>512 serial clock periods</td>
</tr>
<tr>
<td>Maximum frequency</td>
<td>&lt;4000 markers/s recommended</td>
</tr>
<tr>
<td>Interface</td>
<td>BNC female, &gt;1 kΩ impedance into 0 V</td>
</tr>
</tbody>
</table>

**Blank input**

Useful for recirculating loop fiber experiments or during channel training sequences. Causes errors to be ignored when active. Bit count, error count, and BER not counted. No re-sync occurs when counting is re-enabled.

<table>
<thead>
<tr>
<th>Logic family</th>
<th>LVTTL (&lt;0.5 V Low, &gt;2.5 V High)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Threshold</td>
<td>+1.2 V</td>
</tr>
<tr>
<td>Minimum pulse width</td>
<td>128 clock periods</td>
</tr>
<tr>
<td>Maximum repetition rate</td>
<td>512 serial clock periods</td>
</tr>
<tr>
<td>Interface</td>
<td>BNC female, &gt;1 kΩ impedance into 0 V</td>
</tr>
</tbody>
</table>

**Error output**

Provides a pulse when an error is detected. Useful for triggering an alarm while doing long-term monitoring.

<table>
<thead>
<tr>
<th>Minimum pulse width</th>
<th>128 clock periods</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transition time</td>
<td>&lt;500 ps</td>
</tr>
<tr>
<td>Output levels</td>
<td>1000 mV nominal (0 V to 1 V low-high)</td>
</tr>
<tr>
<td>Interface</td>
<td>SMA female</td>
</tr>
</tbody>
</table>
**Trigger output**

Provides a pulse trigger to external test equipment. It has two modes:

- **Divided Clock Mode**: Pulses at 1/256th of the clock rate.
- **Pattern Mode**: Pulse at a programmable position in the pattern (PRBS), or fixed location (RAM patterns).

<table>
<thead>
<tr>
<th>Minimum pulse width</th>
<th>128 clock periods (Mode 1)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>512 clock periods (Mode 2)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Transition time</th>
<th>&lt;500 ps</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Output levels</th>
<th>&gt;300 mV amplitude, 650 mV offset</th>
</tr>
</thead>
</table>

| Interface           | 50 Ω SMA female                |

**Error detector rear panel connections**

**Detector start input**

Used to trigger the acquisition of incoming data into the Error Detector reference pattern memory. High level starts capture.

<table>
<thead>
<tr>
<th>Amplitude</th>
<th>LVTTL (&lt;0.5 V Low, &gt;2.5 V High)</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Threshold</th>
<th>+1.2 V</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Minimum pulse width</th>
<th>128 serial clock periods</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Minimum repetition rate</th>
<th>512 serial clock periods</th>
</tr>
</thead>
</table>

| Interface               | SMA female, >1 kΩ impedance into 0 V |

**General specifications**

All specifications apply to all models unless noted otherwise.

**PC-related specifications**

<table>
<thead>
<tr>
<th>Display</th>
<th>TFT touch screen 640×480 VGA</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Touch sensor</th>
<th>Analog resistive</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Processor</th>
<th>Pentium® P4 1.5 GHz or greater</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Hard disk drive</th>
<th>40 GB or greater</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>DRAM</th>
<th>1 GB</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Operating system</th>
<th>Microsoft Windows XP Professional</th>
</tr>
</thead>
</table>
### PC-related specifications

<table>
<thead>
<tr>
<th>Remote control interfaces</th>
<th>IEEE-488 (GPIB) or TCP/IP</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Supported interfaces</strong></td>
<td></td>
</tr>
<tr>
<td>DVI/VGA display</td>
<td></td>
</tr>
<tr>
<td>USB 2.0 (6 total, 2 front, 4 rear)</td>
<td></td>
</tr>
<tr>
<td>100BASE-T Ethernet LAN</td>
<td></td>
</tr>
<tr>
<td>IEEE-488 (GPIB)</td>
<td></td>
</tr>
<tr>
<td>Serial RS-232</td>
<td></td>
</tr>
</tbody>
</table>

### Physical characteristics

| **Height**       | 220 mm (8.75 in.) |
| **Width**        | 394 mm (15.5 in.) |
| **Depth**        | 520 mm (20.375 in.) |
| **Weight**       |                    |
| Instrument only  | 25 kg (55 lb.)     |
| Shipping         | 34.5 kg (76 lb.)   |
| **Power**        | 460 W              |
| **Voltage**      | 100 to 240 VAC (±10%), 50 to 60 Hz |

### Environmental characteristics

| **Warm-up time**   | 20 minutes          |
| **Operating temperature range** | 10 °C to 35 °C (50 °F to 95 °F) |
| **Operating humidity** | Noncondensing at 35 °C (95 °F), 15 to 65% |
| **Certifications**  | EU EMC Directive (CE-Marked), LVD Low Voltage Directive, US Listed UL61010-1, Canada Certified CAN/CSA 61010-1 |
Ordering information

BERTScope BSA series models

All Models Include: user manual, power cord, mouse, three (3) short low-loss cables, DVI adapter.

- BSA85C: Single channel, BERTScope 8.5 Gb/s Bit Error Rate Analyzer
- BSA125C: BERTScope 12.5 Gb/s Bit Error Rate Analyzer
- BSA175C: BERTScope 17.5 Gb/s Bit Error Rate Analyzer
- BSA286C: BERTScope 28.6 Gb/s Bit Error Rate Analyzer

- BSA286CONV Opt: CA: BERTScope OPTIONS; Conversion of a BSA260C to a BSA286C (Serial number range from 280500 to 280633, minus 280619 & 280629)
- BSA286CONV Opt: CB: BERTScope OPTIONS; Conversion of a BSA260C to a BSA286C (Serial number range from 280634 to 280699, plus 280619 & 280629)
- BSA286CONV Opt: CC: BERTScope OPTIONS; Conversion of a BSA260C to a BSA286C (Serial number range from 280700 and higher)

Clock recovery instruments

- CR125A: 12.5 Gb/s Clock Recovery Instrument
- CR175A: 17.5 Gb/s Clock Recovery Instrument
- CR286A: 28.6 Gb/s Clock Recovery Instrument

Digital pre-emphasis processors

- DPP125C: 1-12.5 Gb/s 3-Tap and optional 4-Tap Digital Pre-emphasis Processor

Instrument options

BSA options

- Opt. STR: Stressed Signal Generation (includes option ECC, MAP, PL, XSSC, JTOL, SF)
- Opt. XSSC: Extended Spread Spectrum Clocking (SSC) (included in STR)
- Opt. PCISTR: Add PCIe Extended Stress Generation
- Opt. ECC: Add Error Correction Coding Emulation SW (included in STR)
- Opt. JTOL: Add Jitter Tolerance Templates SW (included in STR)
- Opt. LDA: Add Live Data Analysis SW
- Opt. MAP: Add Error Mapping Analysis SW (included in STR)
- Opt. PL: Add Physical Layer Test Suite SW (included in STR)
- Opt. PVU: Add PatternVu Equalization Processing SW
- Opt. SF: Add Symbol Filtering option SW (used with STR) ¹⁰

¹⁰ This option is included with Option STR for the BSA85C instruments.
**Clock recovery instrument options**

<table>
<thead>
<tr>
<th>Option</th>
<th>Description</th>
<th>CR125A</th>
<th>CR175A</th>
<th>CR286A</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCIE</td>
<td>PCIe PLL analysis (requires jitter spectrum option, operates at 2.5G and 5G only)</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>PCIE8</td>
<td>PCIe PLL analysis (requires jitter spectrum option, operates at 2.5G, 5G, and 8G only)</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>HS</td>
<td>Add High Sensitivity Clock Recovery</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>XLBW</td>
<td>Add Extended Loop Bandwidth in the Clock Recovery</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>12GJ</td>
<td>Add 11.2G spectrum analysis to CR125A</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17GJ</td>
<td>Add 11.2G spectrum analysis to CR175A</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>28GJ</td>
<td>Add 11.2G spectrum analysis to CR286A</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>CA1</td>
<td>Provides a single calibration event or coverage</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>C3</td>
<td>Calibration Service 3 Years</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>R3</td>
<td>Repair Service 3 Years (including warranty)</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>R3DW</td>
<td>Repair Service Coverage 3 Years (includes product warranty period). 3-year period starts at time of customer instrument purchase</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

**Digital pre-emphasis processor options**

- **Opt. 4T** 4-Tap Digital Pre-emphasis Processor
- **Opt. ECM** Eye Opener, Clock Multiplier, Clock Doubler
- **Opt. CA1** Single Calibration or Functional Verification
- **Opt. C3** Calibration Service 3 Years
- **Opt. R3** Repair Service 3 Years (including warranty)
- **Opt. R5** Repair Service 5 Years (including warranty)
- **Opt. R3DW** Repair Service Coverage 3 Years (includes product warranty period). 3-year period starts at time of customer instrument purchase.
Recommended accessories

**LE160/LE320**
16 Gbps / 32 Gbps, 2-channel linear equalizers

**BSAITS125**
Interference Test Set with interference insertion and ISI switching

**CR125ACBL**
High-performance Delay Matched Cable Set (required for BERTScope and CRU in SSC applications)

**100PSRTFILTER**
100 ps Rise Time Filter

**BSA12500ISI**
Differential ISI Board

**PMABLE1M**
Precision Phase Matched Cable Pair, 1 m

**SMAPOWERDIV**
SMA Power Dividers

**BSASATATEE**
BSA-SATA-Tee for OOB Signaling

**BSARACK**
BSA-Rackmount Kits

**BSAUSB3**
USB3 Instrument Switch with Cables and Automation Software

**BSASWITCH**
Instrument Switch with Software Driver

**BSAUSB3SFT**
USB3 Automation Software

---

Tektronix is registered to ISO 9001 and ISO 14001 by SRI Quality System Registrar.


---

*European toll-free number. If not accessible, call: +41 52 675 3777*

For Further Information, Tektronix maintains a comprehensive, constantly expanding collection of application notes, technical briefs and other resources to help engineers working on the cutting edge of technology. Please visit [www.tektronix.com](http://www.tektronix.com).

Copyright © Tektronix, Inc. All rights reserved. Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supersedes that in all previously published material. Specification and price change privileges reserved. TEKTRONIX and TEK are registered trademarks of Tektronix, Inc. All other trade names referenced are the service marks, trademarks, or registered trademarks of their respective companies.

www.tektronix.com