Download
Download

Download Manuals, Datasheets, Software and more:

DOWNLOAD TYPE
MODEL or KEYWORD

Efficient Verification and Debugging
for DDR5 Memory Interfaces

Memory tech is advancing quickly – can your measurement tools keep up?

5G is developing quickly and it’s driving growth in a variety of exciting technologies – from augmented reality and artificial intelligence to cloud computing and IoT. All that data has to be stored somewhere and accessed faster than ever, meaning technology like DDR5 has never been more important. DDR5 improves bandwidth, density and channel efficiency, but higher data transfer rates and faster signal speeds mean complex designs that push the boundaries of signal integrity and require higher performance measurements for compliance, debugging and validation.

The Tektronix TekExpress DDR5 Transmitter Solution is an automated system-level test application that lets you quickly, efficiently and reliably validate and debug DDR5 designs to meet more than 50 electrical and timing measurements as defined in JEDEC.

DFE Analysis

The best tools for debugging DDR3/4 are insufficient when testing DDR5 designs in the presence of inter-symbol interference (ISI). Our DDR5 system level compliance software provides a variety of automated tools to overcome the challenges that come with the next generation of DDR including:

  • Rx DFE Equalization support for the write data eye measurement on the bursty DDR5 traffic
  • Automated measurement for 50+ DDR5 electrical and timing parameters as defined in JEDEC
  • New algorithms to consistently and reliably differentiate between read and write bursts
  • New compliance application architecture with enhanced automation to reduce test time and help you bring your designs to market faster
DDR5 DFE Analysis
DDR5 Debug

Debugging and Validation

The TekExpress DDR5 Transmitter Solution puts control back where it should be, with the user. User defined acquisition mode allows you to run DDR5 JEDEC compliance measurements by customizing scope settings like sample rate, record length, bandwidth and more.

Our standalone DDR5 DFE application provides total control over the DFE Gain and 4 tap values. This allows you to run your own internal test plans – not defined or controlled by JEDEC. It also allows you to perform simulation of measurement correlation to fine tune simulation models and conduct what-if analysis by changing 4-tap and gain values.

SDLA

Validating s-parameters is often the primary concern when de-embedding DDR5 designs. With improved passivity checking, port assignments and plotting capabilities, not only does Serial Data Link Analysis (SDLA) enhance s-parameter file validation, it improves flexibility, saves time and increases confidence in the de-embedding process. Other debug software tools require you to complete the entire process to find results. The TekExpress DDR5 Transmitter Solution lets you detect problems at an earlier stage, allowing you to debug and optimize your designs more efficiently. SDLA features can also be helpful for DFE analysis.

For more information check out our SDLA app note here.

SDLA Analysis