Chat en direct avec un représentant Tek. Service disponible de 9 h 00 à 17 h, CET.


Appelez-nous au

Disponible de 9 h 00 à 17 h 00 CET jours ouvrables


Télécharger des manuels, des fiches techniques, des logiciels, etc. :



Communications série haute vitesse

Les normes d’interface numérique de nouvelle génération (série, mémoire, affichage, etc.) repoussent les limites de la conformité et des outils de débogage actuels qui posent de nombreux problèmes de conception des émetteurs et récepteurs haute vitesse, par exemple :

  • Un accès du signal plus limité en raison des formats plus réduits
  • Le comportement des bus du fait des nouvelles stratégies d’économie d’énergie
  • La validation du codage du nouveau signal et les capacités d’égalisation dans les interfaces de signalisation
  • Il y a tant de tests de validation électriques à réaliser, et si peu de temps pour le faire !

Tektronix propose des gammes d’outils de mesure automatisée qui accélèrent les cycles de validation de la couche physique et assurent la cohérence. Accélérez le débogage avec les outils comme le décodage de protocole et le déclenchement visuel lorsque les mesures de conformité échouent. Identifiez la gigue et le bruit provenant d’autres sources, par exemple la diaphonie ou les bruits de couplage.


Appelez-nous au 1-800-833-9200 ou essayez
Pour commencer la configuration de votre solution,
Ajouter à la sélection
Saisissez l'adresse e-mail :

Veuillez renseigner une adresse e-mail valide.

Votre e-mail est envoyé.

  • Réinitialiser


MIPI Debug and Conformance Testing Challenges and Solutions
Characterizing an SFP+ Transceiver at the 16G Fibre Channel Rate
Figure 1. An example Fibre Channel topology. Abstract The Fibre Channel standard is evolving to include the next generation "16G" …
PCI Express® Transmitter PLL Testing — A Comparison of Methods
Abstract The electrical compliance test specification drafted by PCISIG requires testing loop response of the Phase Locked Loop (PLL) used in add-in cards to generate a local …
PCIe Gen 5 Tx Tech Brief
Background With the expected dramatic rise in the number of internetconnected devices and associated high bandwidth requirements of 5G and Internet of Things (IoT), data center …
High Speed Interface Standards
This e-Guide will help you learn more about design challenges for testing PCIe 4.0, SAS, SuperSpeed USB, and DDR4 standards. Within the pages of the eGuide you will also get quick access to technical …
PCI Express Gen5 Automated Multi-Lane Testing
Introduction Comprehensive characterization of high-speed links such as PCI Express® require performing measurements of the Transmitter (Tx) and Receiver (Rx) across multiple …
Fast+ Efficient Solutions for DVI Conformance Measurement Challenges
Tektronix Supports DVI Conformance Testing with TDSDVI Expert Application software If you've got a DVI product in the works, you need …
Probing Tips for High Performance Design and Measurement
FIGURE 1. Probe loading is dependent upon the input impedance of the probe and the sensitivity of the circuit to this impedance. When …
Remote Head Acquisition Improves High Speed Serial Measurement
With serial data rates continuing to climb, it's more important than ever to minimize the impact of the measurement system's internal noise on the measured signal. As output voltages …
PCIe Gen5 to Gen6 and Comparison to Electrical Ethernet
Watch as David Bouse explains the evolution of PCI Express from Gen5 to Gen6. Then hear from Pavel Zivny as he and David discuss PAM4 signaling in PCIe and how it compares with PAM4 as applied in …
How to Address Your Toughest Serial Bus Design Challenges with EDA and Measurement Correlation
This Tektronix webinar will teach engineers how to use modeling tools to correlate simulations with high-speed physical layer measurements on Serial Bus Standards using the DPO/MSO70000 Series …
DDR5 Test Challenges Webinar
Learn how you can address five of the thorniest measurement challenges associated with the new DDR5 standard. Get an update on the DDR5 Rx/Tx compliance test and insight in the latest characterization …
PCI Express Gen 4 and Gen 5 Transmitter and Receiver Validation
PCI Express I/O bandwidth has doubled every 3 years on average thereby leading to an increased demand for this full duplex high speed bus architecture. As the industry begins deploying the 5.0 …
MIPI alliance standards have been driving the adoption of newer features and higher data rates for emerging mobile applications.  Oscilloscope-based protocol layer validation enables isolating …
Demystify MIPI D-PHY and C-PHY Transmitter and Receiver Physical Layer Test
During this webinar, you'll gain an understanding of MIPI test challenges for both MIPI high-speed physical layers. You'll also get useful tips and technical insights into characterizing and …
USB4 Webinar
View our USB4 Compliance and Characterization Test webinar to learn how you can address the measurement challenges associated with the new USB4 standard.
PCIe Gen6 PAM4 Signaling
Prepare for the next PCI Express inflection point by viewing this discussion of validation requirements for PCI Express Gen6.  We review newly introduced transmitter measurements including SNDR and …
PCI Express Gen 5 Reference Clock Webinar
This webinar presents an overview of reference clock jitter requirements as they have evolved and offers techniques for making these low femtosecond measurements using a real time oscilloscope. 
DDR5 Memory Characterization
While they promise to provide datacenters with large amounts of data at faster speeds and lower power consumption, DDR5 memory devices have unique test challenges.  Learn about characterization and …
PCI Express Gen 5 Update Webinar
Cloud-based computing power, storage capacity, and network bandwidth have led to the development of the PCI Express 5.0 specification for 32.0 GT/s. This webinar starts with an overview of 5.0 …