Logic Validation and Debug

Logic validation solutions allow you to capture and measure the digital logic state of the DDR memory interface and perform bus cycle based timing and protocol analysis across all signals (Address/Command/Control/Data) when using the TLA7BBx high performance logic analyzer modules that provide 20ps high speed timing across all signals.

A variety of probing solutions ranging from slot interposers, component and mid-bus probes, for various memory technologies (DDR2/3/4, LPDDR1/2/3) provide signal access and use Analog mux with iView to capture using a single probe and view high speed timing, state and analog data on the same screen.

Our logic validation and debug solutions provide a comprehensive set of tools with the ability to quickly and easily setup logic analyzers for acquisition, perform bus protocol decode and memory compliance analysis.

Featured Content

Debugging Memory Interfaces using Visual Trigger on Tektronix Oscilloscopes

This document focuses on how Visual Triggering, Pinpoint™ Triggering, and Advanced Search & Mark to set up triggers to easily capture events of interest.

Download Now

Logic/Protocol Validation: Logic Analyzer Interposes

Selection guide of Logic Analyzer interposers for Logic/Protocol validation.

Download Now

Debugging Memory Interfaces using Visual Trigger on Tektronix Oscilloscopes

This document focuses on how Visual Triggering, Pinpoint™ Triggering, and Advanced Search & Mark to set up triggers to easily capture events of interest.

Download Now

TLA7BBx Logic Analyzer Module	The TLA7BBx modules offer high-speed state synchronous capture, high-speed timing capture, and analog capture through the same set of probes. They capitalize on MagniVu technology to offer up to 20 ps timing on all channels, glitch and setup/hold triggering, and display and time stamp that is always on at up to 20 ps resolution.
TLA7000 Mainframe	The TLA7012 portable and TLA7016 benchtop mainframes are modular mainframes that accept TLA logic analyzer and pattern generator modules.
P6900 Series Probes	The P6900 series of probes for DDR memory application offer excellent signal integrity providing a true representation of the signal - critical for connecting to high-speed memory interfaces and performing debug and analysis.
Interposers	A comprehensive set of interposer solutions for major JEDEC memory standards, each interposer includes a bus protocol decode package and iCi’s tool for automated threshold and sample point analysis and setup.
Memory Compliance Analysis SW	Memory compliance analysis package that enables and automates measurement of memory bus activity for functional testing, and extensive compliance, statistical, and performance analysis.

Library

Title
P7500 Series Probes Tip Selection, Rework and Soldering Guide How-to guide for P7500 Tip selection and soldering guide for use with Memory Component Interposers
DesignCon 2015 Paper - Designing High Performance Interposers with 3-port and 6-port S-parameters This technical paper explains how multiport S-parameters can be used to validate memory interposer design cases. This helps memory designers understand some of the performance characteristics that can …
Debugging Memory Interfaces using Visual Trigger on Tektronix Oscilloscopes This document focuses on how Visual Triggering, Pinpoint™ Triggering, and Advanced Search & Mark to set up triggers to easily capture events of interest.