Download
Download

Download Manuals, Datasheets, Software and more:

DOWNLOAD TYPE
MODEL or KEYWORD

Tektronix and Cadence team up to enable 200Gb/sec data transfer speeds using DDR4 & LPDDR4 PHY IP

Thumbnail

High speed memory design is challenging. With faster read/write speeds and difficulty accessing components, key to a good DDR4 PHY is careful design across the SoC, package, board, and system challenges. To do it right, it helps to look to Tektronix and partners like Nexus Technologies, SK Hynix, TSMC and Cadence for IP, Simulation and Validation Test.

Read more about DDR testing and IP PHY development tools on this Cadence Design Blog.

Next-Generation DDR4 and LPDDR4 IP in TSMC 16FF+ Enable 200Gb+ Data Transfers for Mobile, Cloud, and IoT Platforms

Bloggers

Electrochemistry Experts

Blog Posts: 7
Tektronix Experts

Blog Posts: 261
David Pereles

Blog Posts: 18
Joseph Gorley

Blog Posts: 3
Service Experts

Blog Posts: 11
Brian Hensley

Blog Posts: 2
Christopher Loberg

Blog Posts: 5
Alan Wolke

Blog Posts: 21
Andrea Vinci

Blog Posts: 1