




直播大讲堂—DDR的原理及信号完整性测试

主讲人：刘剑——泰克高级应用工程师

2020/5/22



泰克直播大讲堂系列?

热门主题! ? 前沿方案! ? 资深专家! ?

每周五, 与您相约泰克直播间!

精彩直播, 等您解锁!

主题	时间
宽禁带半导体功率器件的双脉冲测试	4.3
PCIe GEN5 PHY 规范更新解读与测试揭秘	4.10
通用串行总线USB技术演进及测试方案	4.17
深入浅出聊以太网物理层测试	4.24
实测直播: 利用真实DUT 进行PCIe Gen4实测	5.8
MIPI/LVDS物理层测试解决方案	5.15
DDR的原理及信号完整性测试	5.22
三相逆变器电机驱动原理分析与测试应用	6.5



关注“泰克科技”公众号



日程

14: 30 - 15: 30	<p>DDR的技术发展和演变路线</p> <ul style="list-style-type: none">• 标准发展现状• 基本架构 <p>DDR3测试所面临的困难与挑战</p> <ul style="list-style-type: none">• 信号探测/读写分离的困难 <p>泰克DDR3一致性解决方案</p> <ul style="list-style-type: none">• 信号探测方案——BGA Interposer• 可视触发功能• TekExpress DDR一致性方案
15: 30 - 15: 45	<p>答疑</p>
15: 45 - 16: 00	<p>抢答有奖</p>










DDR原理及信号完整性测试



DDR的演变和基本原理

DDR的相关标准概览

JEDEC组织开发的DDR标准，从DDR1到DDR5



- JEDEC, 全称为“Joint Electron Device Engineering Council”，固态技术协会，为一个全球性的组织
- 所有的DDR标准、LPDDR标准、GDDR标准，及内存模组标准均是由JEDEC下属的JC-42 Solid State Memories工作组所开发。


从DDR1到DDR5的演变

电压更低，速率翻倍，容量翻倍

Gens	Release Year	Voltage	Data Rate	Density	Number of Banks	Prefetch Architecture	Supported Burst Length
DDR1	2000	2.5/2.6 V	200 MT/s ~ 400 MT/s	64 Mb ~ 1 Gb	4	2n-prefetch	2, 4, 8
DDR2	2003	1.8 V	400 MT/s ~ 800 MT/s	256 Mb ~ 4 Gb	4, 8	4n-prefetch	4, 8
DDR3	2007	1.5/1.35 V	800 MT/s ~ 2133 MT/s	512 Mb ~ 8 Gb	8	8n-prefetch	BC4, BL8
DDR4	2014	1.2 V	1600 MT/s ~ 3200 MT/s	2 Gb ~ 16 Gb	8, 16	8n-prefetch + bank grouping	BC4, BL8
DDR5	2020	1.1 V	3200 MT/s ~ 6400 MT/s	8 Gb ~ 32 Gb	8, 16, 32	16n-prefetch + bank grouping	BC8, BL16, BL32

下一代在上一代基础上，速率翻倍，容量翻倍


DDR接口的基本原理



- 内核的频率：100MHz~266MHz，从SDR时代到DDR，再到最新的DDR5；
- 数据速率的提升是通过I/O接口的架构设计实现的，主要有三个技术：
 - ✓ 双边沿传输数据：这是DDR名称的来源；
 - ✓ 预取技术(Prefetch)：2bit for DDR, 4bit for DDR2, 8bit for DDR3, 8bit for DDR4, 16bit for DDR5...本质上是一个串并转换技术；
 - ✓ SSTL/POD Signaling：克服在高速传输时的信号完整性的问题

DDR接口的基本原理

芯片内部的一般架构：保证数据能够高速从芯片引脚输出




- p 为预取 (prefetch) 深度
- n 为外部DQ总线的宽度

在上述这样一种芯片架构中，为了最大程度的降低DRAM芯片的成本，最省成本的方法为：

- 对于读操作，DQS与DQ为边沿对齐；
- 对于写操作，DQS与DQ为中心对齐；

对DDR接口信号进行分类

引脚框图



对DDR接口信号进行分类

信号分类及其拓扑连接方式

不同类的信号，它的
拓扑连接方式不一样

Group	x4	x8	x16
Data Group	DQ[3:0]	DQ[7:0]	DQU[7:0], DQL[7:0]
	DQS, DQS#	DQS, DQS#	DQSU, DQU#
			DQSL, DQL#
	DM	DM	DMU
			DML
	/	TDQS, TDQS#	/
Address Group	A[14:13]	A[14:13]	A[14:13]
	A12/BC#	A12/BC#	A12/BC#
	A11	A11	A11
	A10/AP	A10/AP	A10/AP
	A[9:0]	A[9:0]	A[9:0]
	BA[2:0]	BA[2:0]	BA[2:0]
Command Group	RAS#	RAS#	RAS#
	CAS#	CAS#	CAS#
	WE#	WE#	WE#
Control Group	RESET#	RESET#	RESET#
	CS#	CS#	CS#
	CKE	CKE	CKE
	ODT	ODT	ODT
Clock Group	CK, CK#	CK, CK#	CK, CK#


point-to-point topology for the same rank; parallel for different ranks

fly-by topology for layout

point-to-point topology for the same rank; independent for different ranks


fly-by topology for layout

Layout of DDR3 DIMM as an Example



fly-by型的菊花链拓扑: 克服多负载的信号完整性问题

Pt2P拓扑



DDR3 Read and Write Burst





DDR3 Read and Write Burst



内存的组织方式

标准计算机系统: *UDIMM, 2 DIMM per channel, 2 ranks per DIMM*




通过片选信号来区分不同的rank。通过rank能够有效地提高单个DIMM的容量，而又保持较好的信号质量

- CPU Core并不是直接和内存发生作用，而是通过缓存来和内存发生作用
- Cache Line的大小为64 Byte；也就是说缓存与内存相互作用的最小单位为64 Byte

channel → DIMM → rank → (chip → die → bank group → bank → row → column → n-bit memory cells)

内存的组织方式

嵌入式系统




- 内存控制器芯片与DRAM颗粒芯片在同一块PCB上；
- 内存通道的总线宽度根据所选择的内存控制器芯片的不同而不同；

DDR接口的测试挑战

DRAM System Testing

3 Key Challenges Associated with Memory Testing:

1. Memory Signal Access
2. Detect and Qualify the Burst on the Signal
3. Configure and Perform DDR Measurements for Conformance



Probing Scheme

TDP7700 Probe and Flexible Probe Tips




Probing Scheme

Direct Probing



- 计算机系统采用标准化的DIMM，可以使用多种探测解决方案进行探测；
- 嵌入式设计中的通常直接把DRAM芯片焊接在PCB上，而所有的DDR3颗粒均采用BGA封装。*JEDEC的规格定义的测试点为BGA的焊球处*：
 - 在PCB layout时，就通过过孔在背面预留有测试点，这样可以直接点测完全信号的探测；也就是DfT (Design for Test)。
 - 当使用直接探测时，可以得到很好的信号保真度；
 - 但对于PCB正反面都贴有DRAM颗粒，这种方法无能为力

预留有过孔测试点



Probing Scheme

BGA Interposer




Direct-Attach

- 转接板焊接到待测PCB上；
- DRAM颗粒焊接到转接板上；
- 转接板面积大于DRAM颗粒的面积



Target-Socketed

- 将定制的BGA插座焊接到待测PCB上；
- 通过按压将转接板连接到插座上；
- DRAM颗粒按压到转接板操作上；
- 方便评估不同的DRAM颗粒；
- 方便在信号完整性测试和协议分析之间进行无缝切换




Edge-Probe

- 测试点在转接板的边沿；
- 转接板大小与DRAM颗粒大小相同；
- 适用于PCB空间比较紧张的场合

Probing Scheme


Direct Probing example



DDR3 DIMM + TDP7700 Probe Tips

Probing Scheme

Interposer attach example(1)



LPDDR3 Interposer + P7700 Probe Tip


突发识别的方法

读写分离

- 在分析时，需要自动将读突发和写突发分离开来独自进行分析
- 对于读写分离，有若干种方法：
 - DQ/DQS phase alignment：基于读操作和写操作的DQ/DQS相位对齐关系的不同。读操作为边沿对齐，写操作为中心对齐。**这种最常用**
 - Visual Trigger：可视触发，用户自定义可视触发条件，灵活度非常高
 - CS, Latency + DQ/DQS phase alignment：当有多个rank时，需要通过CS信号来区分是哪一个rank进行读写；
 - Logic State + Burst Latency：通过解析命令信号群组（RAS#-CAS#-WE#）来确定读操作和写操作

Benefits of Visual Trigger for DDR Testing

- Trigger on user specified conditions
- Filter using graphical ‘Areas’
 - In, Out or Don’t Care for each Area
- Standard shapes
 - Rectangle, triangle, trapezoid and hexagon
 - Or build your own custom shapes
 - Areas may be resized or moved after creation
- Used To:
 - Separate Read bursts from Write Bursts
 - Look for pattern dependencies
 - Enable Persistence of Eye diagrams





泰克的测试解决方案——6-DBDDR3

- 覆盖所有DDR3测试项
- 需手动进行测试配置
- 需手动添加测试项


6-DBDDR3 Features

- Supported Data rate (MT/s)
 - 800, 1066, 1333, 1600, 1866 & 2133
- Analyze Timing and Amplitude characteristics of data exchange between memory and memory controller
- TDP77XX probes enable probing at the pins of the memory chip using P77STFLXA flextips adapters
- Perform measurements on the region of interest identified as a Read or a Write ‘Burst’




Simple 4-Step Workflow...


Step 1:
Define Search




Step 2:
Configure Search



Step 3:
Select Measurement



Step 4:
Define Gating



Select DDR-specific Search Type

- Read
- Write
- Read/Write

- Define Data (DQ) and Strobe (DQS) inputs
- Select DDR3 or LPDDR3
- Select DUT's data rate

Choose from DDR3 measurements
There are two groups:

- Amplitude Measurements
- Time Measurements


Configure the measurement
Define Search as gating to perform
measurements on valid regions

DDR3测试项


Amplitude Analysis measurements	
AOS	The total area of the signal above the specified reference level.
AUS	The total area of the signal below the specified reference level.
Vix(ac)	The differential input cross-point voltage measured from the actual crossover voltage and its complement signal to a designated reference voltage. This is measured on single ended signal.
AOS Per tCK	The total area of the signal that crosses the specified reference level calculated over consecutive periods. It is applicable to clock and address/command waveforms only.
AUS Per tCK	The total area of the signal that crosses the specified reference level calculated over consecutive periods. It is applicable to clock and address/command waveforms only.
AOS Per UI	The total area of the signal that crosses the specified reference level calculated over consecutive unit intervals. It is applicable to data and data strobe waveforms only.
AUS Per UI	The total area of the signal that crosses the specified reference level calculated over consecutive unit intervals. It is applicable to data and data strobe waveforms only.
Timing Analysis measurements	
tRPRE	The width of the Read burst preamble. This is measured from the exit of tristate to the first driving edge of the differential strobe.
tWPRE	The width of the Write burst preamble. It is measured from the exit of tristate to the first driving edge of the differential strobe.
tPST	The width of Read or Write burst' postamble. It is measured from the last falling edge crossing the mid reference level to the start of an undriven state (as measured by a rising trend per JEDEC specification).
Hold Diff	The elapsed time between the designated edge of the single ended waveform and the designated edge of a differential waveform. The measurement uses the closest single ended waveform edge to the differential waveform edge that falls within the range limits.
Setup Diff	The elapsed time between the designated edge of a single ended waveform and when the differential waveform crosses its own voltage reference level. The measurement uses the closest single ended waveform edge to the differential waveform edge that falls within the range limits.
tCH(avg)	The average high pulse width calculated across a sliding 200 cycle window of consecutive high pulses.
tCK(avg)	The average clock period across a sliding 200-cycle window.
tCL(avg)	The average low pulse width calculated across a sliding 200 cycle window of consecutive low pulses.
tCH(abs)	The high pulse width of the differential clock signal. It is the amount of time the waveform remains above the mid reference voltage level.
tCL(abs)	The low pulse width of the differential clock signal. It is the amount of time the waveform remains below the mid reference voltage level.
tJIT(duty)	The largest elapsed time between tCH and tCH(avg) or tCL and tCL(avg) for a 200-cycle window.
tJIT(per)	The largest elapsed time between tCK and tCK(avg) for a 200-cycle sliding window.
tJIT(cc)	The absolute difference in clock period between two consecutive clock cycles.
tERR(n)	The cumulative error across multiple consecutive cycles from tCK(avg). It measures time difference between the sum of clock period for a 200-cycle window to n times tCK(avg).
tERR(m-n)	The cumulative error across multiple consecutive cycles from tCK(avg). It measures the time difference between the sum of clock periods for a 200-cycle window to n times tCK(avg).
tDQSCK	The strobe output access time from differential clock. It is measured between the rising edge of clock before or after the differential strobe Read preamble time. The edge locations are determined by the mid-reference voltage levels.
tCMD-CMD	measures the elapsed time between two logic states
tCKSRE	measures the valid clock cycles required after Self Refresh Entry (SRE) command. Changing the input clock frequency or the supply voltage is permissible only after tCKSRE time when the SRE command is registered.
tCKSRX	measures the valid clock cycles required before the Self Refresh Exit (SRX) command. Changing the input clock frequency or the supply voltage is permissible provided the new clock frequency or supply voltage is stable for the tCKSRX time prior to SRX command

DDR3测试项

举例：测试幅度




DDR3测试项



Test Results

Get a view of search results. Easily navigate through the qualified searches



Click on Results Table button


DDR3 measurements

Valid bursts searched and marked indicated by pink triangles

DDR3 waveform
Ch1: DQ
Ch2: DQS

Reports

- Analysis results are compiled into HTML & PDF report enabling easy report management and distribution
- Report includes:
 - Measurement results and statistics
 - Instrument configuration summary
 - Plot images
- Perform single run or statistical analysis across user defined population count



Measurement Report

Teltronix
Tuesday September 11 2018 02:27:11

Setup Configuration

Scope Details	Scope Model Number	Scope Serial Number	Scope Version	Scope Calibration Status
MDO4	QH100005	1.11.30	Fall	

Measurement Result Details

Name	Meas	Sources	Mean*	Min*	Max*	Pk-Pk	Std Dev	Pop*	Accum Mean	Accum Min	Accum Max	Accum Pk	Accum Std Dev	Accum Pop
Meas1	Data Eye Height	Ref1 Ref2	572.0 mV	459.1 mV	649.4 mV	190.3 mV	40.29 nV	24	572.0 mV	459.1 mV	649.4 mV	190.3 mV	40.29 nV	24
Meas2	Data Eye Width	Ref1	981.9	819.2 ps	1,060 ps	240.4 ps	51.64 ps	24	981.9	819.2 ps	1,060 ps	240.4 ps	51.64 ps	24
Meas3	V(OH)AC(D)	Ref1	1.181 V	1.052 V	1.220 V	168.0 mV	26.27 mV	95	1.181 V	1.052 V	1.220 V	168.0 mV	26.27 mV	95
Meas4	V(OH)DC(D)	Ref1	1.181 V	1.052 V	1.220 V	168.0 mV	26.27 mV	95	1.181 V	1.052 V	1.220 V	168.0 mV	26.27 mV	95
Meas5	VOL(AC/D)	Ref1	193.1 mV	4,000 mV	452.0 mV	448.0 mV	123.2 mV	95	193.1 mV	4,000 mV	452.0 mV	448.0 mV	123.2 mV	95
Meas6	VOL(DC/D)	Ref1	193.1 mV	4,000 mV	452.0 mV	448.0 mV	123.2 mV	95	193.1 mV	4,000 mV	452.0 mV	448.0 mV	123.2 mV	95
Meas7	IDPW-High	Ref1	2,308	587.5 ps	10.14 ns	0.951 ns	1.795 ns	95	2,308	587.5 ps	10.14 ns	0.951 ns	1.795 ns	95
Meas8	IDPW-Low	Ref1	2,291	244.5 ps	9.929 ns	0.985 ns	1.726 ns	108	2,291	244.5 ps	9.929 ns	0.985 ns	1.726 ns	108
Meas9	SRQe-Fail(DQS)	Ref1	-5.074	-9.072	-8.780 V	0.004 Vns	1.736 Vns	98	-5.074	-9.072	-8.780 V	0.004 Vns	1.736 Vns	98
Meas10	SRQe-Rise(DQS)	Ref1	3,483	1.059 Vns	5,002 ns	3,993 Vns	661.1 mVns	106	3,483	1.059 Vns	5,002 ns	3,993 Vns	661.1 mVns	106
Meas11	V(OH)TA	Ref2	915.7 mV	726.0 mV	990.0 mV	264.0 mV	80.66 mV	220	915.7 mV	726.0 mV	990.0 mV	264.0 mV	80.66 mV	220
Meas12	V(OH)TA(C)	Ref2	-845.9 mV	-942.0 mV	-762.0 mV	180.0 mV	98.86 mV	220	-845.9 mV	-942.0 mV	-762.0 mV	180.0 mV	98.86 mV	220
Meas13	IDQSK-DIF	Ref3 Ref2	106.3	-1.297	1.277 ns	2,493	712.1 ps	219	106.3	-1.297	1.277 ns	2,493	712.1 ps	219
Meas14	IDQSK-DIV	Ref1 Ref2	33.10	-452.8	189.2 ps	642.0	119.7 ps	218	33.10	-452.8	189.2 ps	642.0	119.7 ps	218
Meas15	IDV(A/D)	Ref2	1,100	0.000 s	1,287	1.287 mV	262.3	464	1,100	0.000 s	1,287	1.287 mV	262.3	464
Meas16	ICH	Ref2 Ref1	1,303	0.295 ps	1,478	848.9	108.0 ps	205	1,303	0.295 ps	1,478	848.9	108.0 ps	205
Meas17	IQSH	Ref2	1,157	301.8 ps	1,351	1,049	265.5 ps	244	1,157	301.8 ps	1,351	1,049	265.5 ps	244
Meas18	IQSL	Ref2	1,238	1,184 ps	1,319	134.9 ps	26.68 ps	220	1,238	1,184 ps	1,319	134.9 ps	26.68 ps	220
Meas19	IRPREF	Ref1	1,000	1.000 ps	51.0	1,000	11.2 ps	24	1,000	1.000 ps	51.0	1,000	11.2 ps	24
Meas20	ICN(Cavg)	ICN(Cavg)	286.0	151.3	447.0	295.7	131.6	24	286.0	151.3	447.0	295.7	131.6	24
Meas21	SRQe-Fail(DQS)	Ref2	-9.570	-11.10	-9.600	10.14 Vns	750.4 mVns	221	-9.570	-11.10	-9.600	10.14 Vns	750.4 mVns	221
Meas22	Rise(DQS)	Ref2	7,748	1.204 Vns	9,208 Vns	6,784 Vns	1,398 Vns	221	7,748	1.204 Vns	9,208 Vns	6,784 Vns	1,398 Vns	221


Views

Time Domain View

Waveform View

The screenshot shows a waveform plot titled 'Time Domain View'. It displays a single waveform with a period of approximately 1.2 microseconds. The vertical axis ranges from -1.0 V to 1.0 V, and the horizontal axis ranges from -4.0 ns to 4.0 ns. The waveform consists of several sharp, narrow pulses.

Detailed MOI Document



2.4.1. Taking a Measurement

The DDR tab lists the double data rate (DDR3) measurements which includes amplitude and timing analysis as sub categories. A separate license for DDR Measurements is required for using these analysis tools.

To open the DDR Measurements tab:

1. Click the Measure Button in the Add New... Panel.



FIGURE 5 : ADD NEW... PANEL

DDR3							
Measurement Type	Setup File Path	800 MT/s	1066 MT/s	1333 MT/s	1600 MT/s	1866 MT/s	2133 MT/s
Read Bursts		DDR3_800MTs_ReadBursts_AC175	DDR3_1066MTs_ReadBursts_AC176	DDR3_1333MTs_ReadBursts_AC175	DDR3_1600MTs_ReadBursts_AC175	DDR3_1866MTs_ReadBursts_AC175	DDR3_2133MTs_ReadBursts_AC175
Write Bursts		DDR3_800MTs_WriteBursts_AC175	DDR3_1066MTs_WriteBursts_AC176	DDR3_1333MTs_WriteBursts_AC175	DDR3_1600MTs_WriteBursts_AC175	DDR3_1866MTs_WriteBursts_AC175	DDR3_2133MTs_WriteBursts_AC175
Clock(Doff)		DDR3_800MTs_ClockDoff_AC175	DDR3_1066MTs_ClockDoff_AC176	DDR3_1333MTs_ClockDoff_AC175	DDR3_1600MTs_ClockDoff_AC175	DDR3_1866MTs_ClockDoff_AC175	DDR3_2133MTs_ClockDoff_AC175
Clock (SE)	C:\Users\Publi\Tektronix\TekScope\Applications\DDRM1\Setups\DDR3	DDR3_800MTs_ClockSE_AC175	DDR3_1066MTs_ClockSE_AC176	DDR3_1333MTs_ClockSE_AC175	DDR3_1600MTs_ClockSE_AC175	DDR3_1866MTs_ClockSE_AC175	DDR3_2133MTs_ClockSE_AC175
DQS(SE, Write)		DDR3_800MTs_WritesDQS_AC175	DDR3_1066MTs_WritesDQS_AC176	DDR3_1333MTs_WritesDQS_AC175	DDR3_1600MTs_WritesDQS_AC175	DDR3_1866MTs_WritesDQS_AC175	DDR3_2133MTs_WritesDQS_AC175
DQS (SE, Read)		DDR3_800MTs_ReadSEDQS_AC175	DDR3_1066MTs_ReadSEDQS_AC176	DDR3_1333MTs_ReadSEDQS_AC175	DDR3_1600MTs_ReadSEDQS_AC175	DDR3_1866MTs_ReadSEDQS_AC175	DDR3_2133MTs_ReadSEDQS_AC175
Address Command		DDR3_800MTs_AddCmd_AC175	DDR3_1066MTs_AddCmd_AC176	DDR3_1333MTs_AddCmd_AC175	DDR3_1600MTs_AddCmd_AC175	DDR3_1866MTs_AddCmd_AC175	DDR3_2133MTs_AddCmd_AC175
Overshoot / Undershoot		DDR3_800MTs_OvershootUndershoot_AC175	DDR3_1066MTs_OvershootUndershoot_AC176	DDR3_1333MTs_OvershootUndershoot_AC175	DDR3_1600MTs_OvershootUndershoot_AC175	DDR3_1866MTs_OvershootUndershoot_AC175	DDR3_2133MTs_OvershootUndershoot_AC175

- DUT Settings
- Oscilloscope Settings
 - Horizontal, Vertical and Trigger settings
- Measurement Source Settings Table
- How to make a manual measurement
- Recalling a built-in demo session file
- Reference to setup files
- DDR Measurements Overview
 - Read Burst, Write Burst, Clock, DQS, Address Command, Overshoot and Undershoot, Digital measurements

Benefits of 6-DJA

- Enables Jitter and Eye diagram profiling



- Enables Jitter and Eye diagram profiling

泰克的测试解决方案——6-CMDDR3

- 覆盖所有DDR3测试项
- 自动进行测试配置
- 自动添加测试项

6-CMDDR3 – TekExpress DDR Solution


DUT PANEL

DDR3
LPDDR3

Speed Grades

Voltage Levels

Burst Detection Methods




Analog probes for
DQ, DQS and Clock

De-embed support
using .flt file bundled
with the app. User can
provide their own .flt file

Support for TLP058
Logic probes to
probe CAS,RAS, CS
& WE lines

6-CMDDR3 – TekExpress DDR Solution




Support for Filter Files



Technology	Package / Form Factor
DDR3	Socketed – 78 ball/ 96 ball Solder-down – 78 ball/ 96 ball Edge Probe – 78 ball/ 96 ball DIMM Interposer for MSO SO-DIMM Interposer for MSO
LPDDR3	Socketed – 216 ball Solder-down – 178 ball/221 ball



Standard DDR3 socket on interposer, ready for memory component insertion.
Also available without this socket.



Interposers from Nexus Technologies

6-CMDDR3 – TekExpress DDR Solution

Results Panel

Detailed results with pass/fail, limits and margins

The screenshot shows the TekExpress DDR software interface with the title bar "TekExpress DDR - (ck-se-only)". The main area displays an "Overall Test Result" with a "Fail" status. On the left, there are four tabs: "Setup" (blue), "Status" (blue), "Results" (orange, selected), and "Reports" (blue). On the right, there are three control buttons: "Start" (green), "Pause" (gray), and "Clear" (blue). Below the tabs is a "Preferences" button. The central part of the screen is a table titled "Overall Test Result" with the following columns: "Test Name", "Details", "Pass/Fail", "Value", "Units", and "Margin". The table lists various DDR tests, their details, pass/fail status, values, units, and margins. A dashed line points from the "Detailed results with pass/fail, limits and margins" text to the "Results" tab.


Test Name	Details	Pass/Fail	Value	Units	Margin
AC-Overshoot(CK#)	AC-Overshoot(CK#)_run1	Pass	0.000	V	N.A
AC-Overshoot(CK)	AC-Overshoot(CK)_run1	Pass	0.000	V	N.A
AC-OvershootArea(CK#)	AC-OvershootArea(CK#)_run1	Pass	0.000	V/ns	N.A
AC-OvershootArea(CK)	AC-OvershootArea(CK)_run1	Pass	0.000	V/ns	N.A
AC-Undershoot(CK#)	AC-Undershoot(CK#)_run1	Pass	706.768 m	V	N.A
AC-Undershoot(CK)	AC-Undershoot(CK)_run1	Pass	499.825 m	V	N.A
AC-UndershootArea(CK#)	AC-UndershootArea(CK#)_run1	Pass	348.615 m	V/ns	N.A
AC-UndershootArea(CK)	AC-UndershootArea(CK)_run1	Pass	254.739 m	V/ns	N.A
Vix(ac)CK	Vix(ac)CK_run1	Pass	-639.655 m	V	N.A
VSEH(CK#)	VSEH(CK#)_run1	Pass	798.263 m	V	23.263 m
VSEH(CK)	VSEH(CK)_run1	Fail	534.571 m	V	-240.429 m
VSEL(CK#)	VSEL(CK#)_run1	Pass	-706.768 m	V	1.132
VSEL(CK)	VSEL(CK)_run1	Pass	-499.825 m	V	924.825 m

6-CMDDR3 – TekExpress DDR Solution

Reports



TekExpress automated test report file with detailed test results, setup, margins and test images



6-DBDDR3 test report. Saved manually after debugging DDR designs on the 6 Series MSO

DDRA vs 6-CMDDR3 Feature Comparison

Features	DDRA (DPO/MSO 70k)	DDR3 Debug (DBDDR3)	DDR3 Automation (CMDDR3)
Persona	Design Engineer	Design Engineer	Design, Validation, Characterization
DDR3/LPDDR3 Analog Measurement Coverage	100%	100% (DDR3 Unique Measurements) ; Base Measurements using setup files	100% (DDR3 Unique + Base Measurements)
Digital Measurements Support	Yes; only on MSO scope	Yes	Yes
Debug vs Automated Testing	Debug and Semi Automated (DPOJET)	Debug Only	Debug and Fully Automated
Inputs Supported	Analog and MSO (Digital) channels	Analog and MSO (Digital) channels	Analog and MSO (Digital) channels
Visual Trigger (VT)	Yes	Yes	Yes
Limits Capability	Yes (Pass/Fail result in report)	No (All tests are informative; limits in MOI)	Yes
Burst Detection Method	1. DQ+DQS Phase Alignment 2. DQ+DQS Phase Alignment + CS 3. Logic Probe + Latency	1. DQ+DQS Phase Alignment	1. DQ+DQS Phase Alignment 2. DQ+DQS Phase Alignment + CS 3. Logic Probe + Latency
Probing Mechanism	P77XX series + flex tips P75XX series, P6780 Logic probes	TDP77XX series + flex tips TLP058 Logic Probes	TDP77XX series + flex tips TLP058 Logic Probes
De-embedding Support	Yes; using SDLA	Yes; Manually using MATH subsystem	Yes; bundle static .flt files with Compliance SW.
Reporting	Basic – Setup and Results with Pass/Fail	Basic - Setup and Results	Advanced – Results with screenshots

Ordering Information

- Oscilloscope
 - 6 Series MSO with a recommended bandwidth of 8GHz (Opt. 6-BW-8000);
- Probes
 - 3x TDP7708 with P77STFLXB tips (DQ, DQS and Clock signal access)
 - 1x TLP058 (if the DUT supports Digital Channels)
- Software Options
 - Opt. 6-CMDDR3 – DDR3 and LPDDR3 Automated Compliance Solution
 - Opt. 6-DBDDR3 – DDR3 and LPDDR3 Analysis and Debug Solution
 - Opt. 6-DJA – For Eye diagram and other detailed waveform analysis
 - Opt. 6-WIN – Windows 10 OS (Required if ordering 6-CMDDR3)



Tektronix®