- Home
- Products
- Oscilloscopes
- Logic Analyzers
- Protocol Analyzers
- Bit Error Rate Testers
- Signal Generators
- Spectrum Analyzers
- Probes and Accessories
- Baseband Video Test Solutions
- MPEG Video Test Solutions
- Video Quality and Service Assurance
- Power Analyzers
- Digital Multimeters
- DC Power Supplies
- Frequency Counters and Timers
- RF Power Meters
- Embedded Instrumentation
- Optical Modulation Analyzer
- Tektronix Communications
- Tektronix Components
- Applications
- Service
- Support
- Purchase
- About Us
- My Account
DPO71254C Reviews
12.5 GHz Digital Phosphor Oscilloscope; 4 analog channels
TektronixDPO71254C
Overall rating
Rating breakdown 1 review
5 Stars
1
4 Stars
0
3 Stars
0
2 Stars
0
1 Star
0
Quality
5
/
5
Performance
5
/
5
Ease of use
4
/
5
1 out of 1(100%)customers recommend this product.
Share this product
1
1
12.5 GHz Digital Phosphor Oscilloscope; 4 analog channelsOverall rating
Rating breakdown 1 review
5 Stars
1
4 Stars
0
3 Stars
0
2 Stars
0
1 Star
0
Quality
5
/
5
Performance
5
/
5
Ease of use
4
/
5
1 out of 1(100%)customers recommend this product.
Share this product
Product ReviewsWrite a review
Overall rating
DDR3 Spread Spectrum measurement
PostedMay 14, 2012
Anonymous
From:toronto, ON
Role:Engineering
Quality
5
/
5
Performance
5
/
5
Ease of use
4
/
5
We got the project related to the DDR3 IO electrical compliance testing, the Memory controller we are using supports up to 1600Mb, so the clock frequency is 800MHz. The DSA71254 helps us to address the following two challenges.
1. DDR3 compliance test, we use the DDRA software to generate the data read and write eye-diagram for checking the overall signal integrity, and software also generate the result for every single items listed in the JEDEC DDR3 spec.
2. The spread spectrum has to be implemented in the DDR3 IO, we leveraged the high speed + long acquisition memory to capture the clock and then the DPOJET generate the time trend/spectrum of clock signal to qualify the the SSC freq deviation and profile.
1. DDR3 compliance test, we use the DDRA software to generate the data read and write eye-diagram for checking the overall signal integrity, and software also generate the result for every single items listed in the JEDEC DDR3 spec.
2. The spread spectrum has to be implemented in the DDR3 IO, we leveraged the high speed + long acquisition memory to capture the clock and then the DPOJET generate the time trend/spectrum of clock signal to qualify the the SSC freq deviation and profile.
Yes, I recommend this product.
Share this Review
1-1 of 1
STAY INFORMED: Events & Seminars |
Email Newsletter |
MEMBERSHIP: Create an account for exclusive membership privileges. Learn More | Login