How to Break Through Your ASIC Prototype Bottlenecks with Certus™ 2.0.

Certus enables full visibility for ASIC prototypes. It dramatically increases ASIC prototyping efficiency by providing full RTL-level visibility on your existing prototype system, shorten product development time and reduce the number of FPGA Synthesis, Place & Route cycles when debugging the prototype and embedded software in the system.